


## 双路双向模拟开关

查询样品: [SN74LVC2G66-Q1](#)

### 特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果:
  - 器件温度 1 级: -40°C 至 125°C 的环境运行温度范围
  - 器件人体模型 (**HBM**) 静电放电 (**ESD**) 分类等级 H2
  - 器件充电器件模型 (**CDM**) **ESD** 分类等级 **C3B**
- **1.65V** 至 **5.5V** V<sub>CC</sub>运行
- 输入接受的电压达到 **5.5V**
- 高开关输出电压比
- 高度线性
- 高速, 典型值 **0.5ns**

- (V<sub>CC</sub>=3V, C<sub>L</sub>=50pF)
- 轨至轨输入/输出
  - 低导通状态电阻, 典型值  $\approx 6\Omega$
- (V<sub>CC</sub>=4.5V)



### 说明

这个双路双向模拟开关的设计主要是针对 1.65V 至 5.5V V<sub>CC</sub>运行。SN74LVC2G66-Q1 能够处理模拟和数字信号。这个器件可在两个方向上传输高达 5.5V (峰值) 振幅的信号。每个开关部分有其自己的输入使能控制 (C)。应用到 C 上的一个高电平电压开启相关开关部分。

应用包括信号选通、斩波、调制或者解调 (**modem**), 以及针对模数和数模转换系统的信号复用。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

-  This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.
-  ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### ORDERING INFORMATION


T <sub>A</sub>	PACKAGE <sup>(1)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
-40°C to 125°C	VSSOP – DCU	Reel of 3000	SN74LVC2G66QDCURQ1

- (1) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).  
 (2) DCU: The actual top-side marking has one additional character that designates the assembly/test site.

### FUNCTION TABLE (EACH SECTION)

CONTROL INPUT (C)	SWITCH
L	Off
H	On

### LOGIC DIAGRAM, EACH SWITCH (POSITIVE LOGIC)



### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range <sup>(2)</sup>	-0.5	6.5	V
V <sub>I</sub>	Input voltage range <sup>(2) (3)</sup>	-0.5	6.5	V
V <sub>O</sub>	Switch I/O voltage range <sup>(2) (3) (4)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Control input clamp current	V <sub>I</sub> < 0	-50	mA
I <sub>I/OK</sub>	I/O port diode current	V <sub>I/O</sub> < 0 or V <sub>I/O</sub> > V <sub>CC</sub>	-50	mA
I <sub>T</sub>	On-state switch current	V <sub>I/O</sub> = 0 to V <sub>CC</sub>	±50	mA
	Continuous current through V <sub>CC</sub> or GND		±100	mA
T <sub>stg</sub>	Storage temperature range	-65	150	°C
ESD ratings	Human-Body Model (HBM) AEC-Q100 Classification Level H2	2		kV
	Charged-Device Model (CDM) AEC-Q100 Classification Level C3B	750		V

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) Exceeding the input and output negative-voltage ratings is permitted when in observance of the input and output clamp-current ratings.
- (4) This limit on this value is limited 5.5 V maximum.

## THERMAL INFORMATION

THERMAL METRIC <sup>(1)</sup>		<b>SN74LVC2G66-Q1</b>	<b>UNIT</b>	
			<b>DCU</b>	
			<b>8 PINS</b>	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	204.4	°C/W	
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance <sup>(3)</sup>	77	°C/W	
$\theta_{JB}$	Junction-to-board thermal resistance <sup>(4)</sup>	83.2	°C/W	
$\psi_{JT}$	Junction-to-top characterization parameter <sup>(5)</sup>	7.1	°C/W	
$\psi_{JB}$	Junction-to-board characterization parameter <sup>(6)</sup>	82.7	°C/W	
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	°C/W	

- (1) 有关传统和全新热度量的更多信息，请参阅 IC 封装热度量 应用报告（文献号：SPRA953）。
- (2) 在 JESD51-2a 描述的环境中，按照 JESD51-7 的规定，在一个 JEDEC 标准高 K 电路板上进行仿真，从而获得自然对流条件下的结至环境热阻抗。
- (3) 通过在封装顶部模拟一个冷板测试来获得结至芯片外壳（顶部）的热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到内容接近的说明。
- (4) 按照 JESD51-8 中的说明，通过在配有用于控制 PCB 温度的环形冷板夹具的环境中进行仿真，以获得结至电路板的热阻。
- (5) 结至顶部的特征参数，( $\psi_{JT}$ )，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中描述的程序从仿真数据中提取出该参数以便获得  $\theta_{JA}$ 。
- (6) 结至电路板的特征参数，( $\psi_{JB}$ )，估算真实系统中器件的结温，并使用 JESD51-2a（第 6 章和第 7 章）中描述的程序从仿真数据中提取出该参数以便获得  $\theta_{JA}$ 。
- (7) 通过在外露（电源）焊盘上进行冷板测试仿真来获得结至芯片外壳（底部）热阻。不存在特定的 JEDEC 标准测试，但可在 ANSI SEMI 标准 G30-88 中找到了内容接近的说明。

## RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>

		<b>MIN</b>	<b>MAX</b>	<b>UNIT</b>
$V_{CC}$	Supply voltage	1.65	5.5	V
$V_{I/O}$	I/O port voltage	0	$V_{CC}$	V
$V_{IH}$	High-level input voltage, control input	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$V_{CC} \times 0.65$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.7$	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.7$	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	
$V_{IL}$	Low-level input voltage, control input	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	$V_{CC} \times 0.35$	V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	$V_{CC} \times 0.3$	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	$V_{CC} \times 0.3$	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	$V_{CC} \times 0.3$	
$V_I$	Control input voltage	0	5.5	V
$\Delta t/\Delta v$	Input transition rise/fall time	$V_{CC} = 1.65 \text{ V to } 1.95 \text{ V}$	20	ns/V
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	20	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V}$	10	
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	10	
$T_A$	Operating free-air temperature	-40	125	°C

- (1) Hold all unused inputs of the device at  $V_{CC}$  or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).

## ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP <sup>(1)</sup>	MAX	UNIT
$r_{on}$	On-state switch resistance	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ (see <a href="#">Figure 1</a> and <a href="#">Figure 2</a> )	$I_S = 4$ mA	1.65	12.5	35	$\Omega$
			$I_S = 8$ mA	2.3	9	30	
			$I_S = 24$ mA	3	7.5	20	
			$I_S = 32$ mA	4.5	6	15	
$r_{on(p)}$	Peak on-state resistance	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$ (see <a href="#">Figure 1</a> and <a href="#">Figure 2</a> )	$I_S = 4$ mA	1.65	85	120 <sup>(1)</sup>	$\Omega$
			$I_S = 8$ mA	2.3	22	30 <sup>(1)</sup>	
			$I_S = 24$ mA	3	12	25	
			$I_S = 32$ mA	4.5	7.5	20	
$\Delta r_{on}$	Difference of on-state resistance between switches	$V_I = V_{CC}$ to GND, $V_C = V_{IH}$ (see <a href="#">Figure 1</a> and <a href="#">Figure 2</a> )	$I_S = 4$ mA	1.65		10	$\Omega$
			$I_S = 8$ mA	2.3		8	
			$I_S = 24$ mA	3		6	
			$I_S = 32$ mA	4.5		5	
$I_{S(off)}$	Off-state switch leakage current	$V_I = V_{CC}$ and $V_O = \text{GND}$ or $V_I = \text{GND}$ and $V_O = V_{CC}$ , $V_C = V_{IL}$ (see <a href="#">Figure 3</a> )	5.5 V		$\pm 2$	$\mu A$	
					$\pm 0.1^{(1)}$		
$I_{S(on)}$	On-state switch leakage current	$V_I = V_{CC}$ or GND, $V_C = V_{IH}$ , $V_O = \text{Open}$ (see <a href="#">Figure 4</a> )	5.5 V		$\pm 2$	$\mu A$	
					$\pm 0.1^{(1)}$		
$I_I$	Control input current	$V_C = V_{CC}$ or GND	5.5 V		$\pm 1$	$\mu A$	
					$\pm 0.1^{(1)}$		
$I_{CC}$	Supply current	$V_C = V_{CC}$ or GND	5.5 V		15	$\mu A$	
					1 <sup>(1)</sup>		
$\Delta I_{CC}$	Supply-current change	$V_C = V_{CC} - 0.6$ V	5.5 V		500	$\mu A$	
$C_{ic}$	Control input capacitance		5 V		3.5	pF	
$C_{io(off)}$	Switch input/output capacitance		5 V		6	pF	
$C_{io(on)}$	Switch input/output capacitance		5 V		14	pF	

(1)  $T_A = 25^\circ\text{C}$

## SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8$ V $\pm 0.15$ V		$V_{CC} = 2.5$ V $\pm 0.2$ V		$V_{CC} = 3.3$ V $\pm 0.3$ V		$V_{CC} = 5$ V $\pm 0.5$ V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
$t_{en}^{(1)}$	C	A or B	2.3	12	1.6	7.5	1.5	6.4	1.3	5.9	ns
$t_{dis}^{(2)}$	C	A or B	2.2	12.5	1.2	7.9	2	9.2	1.1	8.3	ns

(1)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{en}$ .

(2)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

## ANALOG SWITCH CHARACTERISTICS

 $T_A = 25^\circ\text{C}$ 

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
Frequency response (switch on)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = \text{sine wave}$ (see Figure 6)	1.65 V	35	MHz
				2.3 V	120	
				3 V	175	
				4.5 V	195	
	A or B	B or A	$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = \text{sine wave}$ (see Figure 6)	1.65 V	>300	
				2.3 V	>300	
				3 V	>300	
				4.5 V	>300	
Crosstalk <sup>(1)</sup> (between switches)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)	1.65 V	-58	dB
				2.3 V	-58	
				3 V	-58	
				4.5 V	-58	
	A or B	B or A	$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 7)	1.65 V	-42	
				2.3 V	-42	
				3 V	-42	
				4.5 V	-42	
Crosstalk (control input to signal output)	C	A or B	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (square wave) (see Figure 8)	1.65 V	35	mV
				2.3 V	50	
				3 V	70	
				4.5 V	100	
				1.65 V	-58	
Feedthrough attenuation (switch off)	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 600 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 9)	2.3 V	-58	dB
				3 V	-58	
				4.5 V	-58	
				1.65 V	-42	
	A or B	B or A	$C_L = 5 \text{ pF}, R_L = 50 \Omega,$ $f_{in} = 1 \text{ MHz}$ (sine wave) (see Figure 9)	2.3 V	-42	
				3 V	-42	
				4.5 V	-42	
				1.65 V	0.1	
Sine-wave distortion	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$ $f_{in} = 1 \text{ kHz}$ (sine wave) (see Figure 10)	2.3 V	0.025	%
				3 V	0.015	
				4.5 V	0.01	
				1.65 V	0.15	
	A or B	B or A	$C_L = 50 \text{ pF}, R_L = 10 \text{ k}\Omega,$ $f_{in} = 10 \text{ kHz}$ (sine wave) (see Figure 10)	2.3 V	0.025	
				3 V	0.015	
				4.5 V	0.01	
				1.65 V	0.1	

(1) Adjust  $f_{in}$  voltage to obtain 0 dBm at input.

## OPERATING CHARACTERISTICS

 $T_A = 25^\circ\text{C}$ 

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
		TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power-dissipation capacitance	f = 10 MHz	8	9	9.5	11

## PARAMETER MEASUREMENT INFORMATION








Figure 1. On-State Resistance Test Circuit

Figure 2. Typical  $r_{on}$  as a Function of Input Voltage ( $V_I$ ) for  $V_I = 0$  to  $V_{cc}$

**PARAMETER MEASUREMENT INFORMATION (continued)**

**Figure 3. Off-State Switch Leakage-Current Test Circuit**

**Figure 4. On-State Leakage-Current Test Circuit**





## PARAMETER MEASUREMENT INFORMATION (continued)



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT

$V_{cc}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_\Delta$
	$V_I$	$t/t_i$					
$1.8\text{ V} \pm 0.15\text{ V}$	$V_{cc}$	$\leq 2\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	30 pF	1 k $\Omega$	0.15 V
$2.5\text{ V} \pm 0.2\text{ V}$	$V_{cc}$	$\leq 2\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	30 pF	500 $\Omega$	0.15 V
$3.3\text{ V} \pm 0.3\text{ V}$	$V_{cc}$	$\leq 2.5\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	50 pF	500 $\Omega$	0.3 V
$5\text{ V} \pm 0.5\text{ V}$	$V_{cc}$	$\leq 2.5\text{ ns}$	$V_{cc}/2$	$2 \times V_{cc}$	50 pF	500 $\Omega$	0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.

C. All input pulses are supplied by generators have the following characteristics: PRR  $\leq 10\text{ MHz}$ ,  $Z_o = 50\text{ }\Omega$ .

D. The outputs are measured one at a time, with one transition per measurement.



E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .

F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .

G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .

H. All parameters and waveforms are not applicable to all devices.

Figure 5. Load Circuit and Voltage Waveforms

**PARAMETER MEASUREMENT INFORMATION (continued)**

**Figure 6. Frequency Response (Switch On)**

**Figure 7. Crosstalk (Between Switches)**

## PARAMETER MEASUREMENT INFORMATION (continued)




Figure 8. Crosstalk (Control Input, Switch Output)





Figure 9. Feedthrough (Switch Off)

**PARAMETER MEASUREMENT INFORMATION (continued)**

**Figure 10. Sine-Wave Distortion**

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74LVC2G66QDCURQ1	ACTIVE	VSSOP	DCU	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	CAYR	<b>Samples</b>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC2G66QDCURQ1	VSSOP	DCU	8	3000	202.0	201.0	28.0

## DCU (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



4200503/F 07/05


- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - Falls within JEDEC MO-187 variation CA.

## LAND PATTERN DATA



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)

Example Board Layout  
(Note C,E)



Example Stencil Design  
(Note D)



4210064/C 04/12

- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司