











TS3A44159 SCDS225B - MARCH 2007-REVISED JANUARY 2015

# TS3A44159 0.45-Ω Quad SPDT Analog Switch 4-Channel 2:1 Multiplexer – Demultiplexer With Two Controls

### **Features**

- Specified Break-Before-Make Switching
- Low ON-State Resistance ( $<0.5 \Omega$ )
- Control Inputs Are 1.8-V Logic Compatible
- Low Charge Injection
- **Excellent ON-State Resistance Matching**
- Low Total Harmonic Distortion (THD)
- 1.65-V to 4.3-V Single-Supply Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - ±2000-V Human-Body Model (A114-B, Class II)
  - ±1000-V Charged-Device Model (C101)

# **Applications**

- Cell Phones
- **PDAs**
- Portable Instrumentation
- Audio and Video Signal Routing
- Low-Voltage Data-Acquisition Systems
- Communication Circuits
- Modems
- **Hard Drives**
- Computer Peripherals
- Wireless Pins and Peripherals

# 3 Description


The TS3A44159 is a bidirectional 4-channel singlepole double-throw (SPDT) analog switch with two control inputs, which is designed to operate from 1.65 V to 4.3 V. This device is also known as a 2 channel double-pole double-throw (DPDT) configuration. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature that prevents signal distortion during the transferring of a signal from one channel to another. The device has an excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications

### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
	TSSOP (16)	5.00 mm × 4.40 mm		
TS3A44159	VQFN (16)	3.00 mm × 3.00 mm		
	UQFN (16)	2.60 mm × 1.80 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

### Simplified Schematic





# **Table of Contents**

1	Features 1	8 Detailed Description	. 19
2	Applications 1	8.1 Overview	. 19
3	Description 1	8.2 Functional Block Diagram	. 19
4	Revision History2	8.3 Feature Description	. 19
5	Pin Configuration and Functions	8.4 Device Functional Modes	. 19
6	Specifications4	9 Application and Implementation	20
U	6.1 Absolute Maximum Ratings	9.1 Application Information	. 20
	6.2 ESD Ratings	9.2 Typical Application	
	6.3 Recommended Operating Conditions	10 Power Supply Recommendations	
	6.4 Thermal Information	11 Layout	
	6.5 Electrical Characteristics for 1.8-V Supply	11.1 Layout Guidelines	
	6.6 Electrical Characteristics for 2.1-V Supply	11.2 Layout Example	
	6.7 Electrical Characteristics for 2.5-V Supply	12 Device and Documentation Support	
	6.8 Electrical Characteristics for 3.3-V Supply	12.1 Trademarks	
	6.9 Electrical Characteristics for 4.3-V Supply	12.2 Electrostatic Discharge Caution	. 23
	6.10 Typical Characteristics	12.3 Glossary	
7	Parameter Measurement Information 14	13 Mechanical, Packaging, and Orderable Information	. 23

# 4 Revision History

# Changes from Revision B (October 2012) to Revision C


Page

Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional
Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device
and Documentation Support section, and Mechanical, Packaging, and Orderable Information section

Submit Documentation Feedback



# 5 Pin Configuration and Functions



## **Pin Functions**

	P	IN		I/O	DESCRIPTION
PW NO.	RGT NO.	RSV NO.	NAME	1/0	DESCRIPTION
1	3	15	NO2	I/O	Normally Open
2	4	16	COM2	I/O	Common
3	5	1	NC2	I/O	Normally Closed
4	6	2	GND	_	Ground
5	7	3	NO3	I/O	Normally Open
6	8	4	COM3	I/O	Common
7	9	5	NC3	I/O	Normally Closed
8	10	6	IN3-4	1	Digital Control to connect COM to NO or NC
9	11	7	NO4	I/O	Normally Open
10	12	8	COM4	I/O	Common
11	13	9	NC4	I/O	Normally Closed
12	14	10	VCC	1	Power Supply
13	15	11	NO1	I/O	Normally Open
14	16	12	COM1	I/O	Common
15	1	13	NC1	I/O	Normally Closed
16	2	14	IN1-2	I/O	Digital Control to connect COM to NO or NC



# 6 Specifications

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1) (2)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage <sup>(3)</sup>		-0.5	4.6	V
$V_{NC}$ $V_{NO}$ $V_{COM}$	Analog voltage (3) (4) (5)	Analog voltage <sup>(3)</sup> (4) (5)		V <sub>CC</sub> + 0.5	V
I <sub>K</sub>	Analog port diode current	$V_{NC}$ , $V_{NO}$ , $V_{COM} < 0$	-50		mA
I <sub>NC</sub>	ON-state switch current		-200	200	
I <sub>NO</sub> I <sub>COM</sub>	ON-state peak switch current (6)	$V_{NC}$ , $V_{NO}$ , $V_{COM} = 0$ to $V_{CC}$	-400	400	mA
$V_{IN}$	Digital input voltage		-0.5	4.6	V
I <sub>IK</sub>	Digital input clamp current <sup>(3)</sup> (4)	V <sub>1</sub> < 0	-50		mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub>	Continuous current through V <sub>CC</sub>			mA
I <sub>GND</sub>	Continuous current through GND				mA
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- 2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
- (3) All voltages are with respect to ground, unless otherwise specified.
- (4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (5) This value is limited to 4.6 V maximum.
- (6) Pulse at 1-ms duration <10% duty cycle

# 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1000	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply Voltage	0	4.3	V
V <sub>NC</sub> V <sub>NO</sub> V <sub>COM</sub>	Analog Voltage	0	4.3	V
$V_{IN}$	Digital Input Voltage	0	4.3	V

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### 6.4 Thermal Information

			TS3A44159				
	THERMAL METRIC <sup>(1)</sup>	PW	RGT	RSV	UNIT		
			16 PINS				
$R_{\theta JA}$	Junction-to-ambient thermal resistance	108.0	45.4	107.1			
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.0	58.1	41.2			
$R_{\theta JB}$	Junction-to-board thermal resistance	53.1	18.6	43.6	°C/W		
$\Psi_{JT}$	Junction-to-top characterization parameter	4.6	1.1	1.1	*C/VV		
$\Psi_{JB}$	Junction-to-board characterization parameter	52.5	18.6	43.6			
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	3.9	N/A			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

# 6.5 Electrical Characteristics for 1.8-V Supply

 $V_{cc} = 1.65 \text{ V}$  to 1.95 V.  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)(1)

PA	RAMETER	TEST CON	NDITIONS	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG S	WITCH								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					0		V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 16	25°C Full	1.65 V		0.5	0.7	Ω
	ON-state	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ ,		25°C			0.05	0.07	
$\Delta R_{on}$	resistance match between channels	0.6 V I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 16	Full	1.65 V			0.1	Ω
	ON-state	$V_{NO}$ or $V_{NC} = 1.5 \text{ V}$ ,	0 1: 1 0:1	25°C			0.5	0.7	
$R_{on(flat)}$	resistance flatness	0.6 V 1.5 V, 2.5 V, I <sub>COM</sub> = -100 mA,	Switch ON, See Figure 16	Full	1.65 V			0.8	Ω
		$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-10	0.5	10	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NC, NO OFF leakage current	$V_{COM} = 1.65 \text{ V},$ or $V_{NO}$ or $V_{NC} = 1.65 \text{ V},$ $V_{COM} = 0.3 \text{ V},$	See Figure 17	Full	1.95 V	-20		20	nA
	NO NO	$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-10	0.1	10	nA
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM} = Open,$ or $V_{NO}$ or $V_{NC} = 1.65 V,$ $V_{COM} = Open,$	See Figure 18	Full	1.95 V	-20		20	
		$V_{NO}$ or $V_{NC}$ = Open,		25°C		-10	0.1	10	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{COM} = 0.3V$ , or $V_{NO}$ or $V_{NC} = Open$ , $V_{COM} = 1.65 V$ ,	See Figure 18	Full	1.95 V	-20		20	nA
DIGITAL CO	ONTROL INPUTS (IN	1-2, IN3-4) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full		1		4.3	V
$V_{IL}$	Input logic low			Full		0		0.4	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage	V <sub>IN</sub> = 3.6 V or 0		25°C	1.95 V		0.5	10	nA
	current	114		Full				50	
DYNAMIC				0	4.634				
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC},$ $R_1 = 50 \Omega,$	$C_1 = 35 pF$	25°C	1.8 V 1.65 V to		40	70 75	ns

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



# **Electrical Characteristics for 1.8-V Supply (continued)**

 $V_{CC}$  = 1.65 V to 1.95 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PA	RAMETER	TEST CON	NDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		$V_{COM} = V_{CC}$		25°C	1.8 V		22	45	
t <sub>OFF</sub>	Turn-off time	$R_L = 50 \Omega$	$C_L = 35 pF$	Full	1.65 V to 1.95 V			50	ns
	Break-before-	$V_{NC} = V_{NO} = V_{CC}$		25°C	1.8 V	5	25	70	
t <sub>BBM</sub>	make time	$R_L = 50 \Omega$ ,	$C_L = 35 pF$	Full	1.65 V to 1.95 V	4		75	ns
$Q_{\mathbb{C}}$	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF	25°C	1.8 V		64		рC
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 19	25°C	1.8 V		52		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 19	25°C	1.8 V		164		pF
C <sub>COM(ON)</sub>	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 19	25°C	1.8 V		164		pF
C <sub>I</sub>	Digital input capacitance	$V_I = V_{CC}$ or GND		25°C	1.8 V		2.5		pF
BW	Bandwidth	$R_L = 50 \Omega$ ,	Switch ON	25°C	1.8 V		35		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega,$ f = 100 kHz,	Switch OFF	25°C	1.8 V		<b>-71</b>		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , f = 100 kHz,	Switch ON	25°C	1.8 V		-73		dB
THD	Total harmonic distortion	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$ $V_{COM} = GND \ to \ V_{CC}$	f = 20 Hz to 20 kHz	25°C	1.8 V		0.1%		
SUPPLY									
la a	Positive supply	$V_I = V_{CC}$ or GND,	Switch ON or OFF	25°C	1.95 V		0.001	0.05	пΔ
I <sub>CC</sub>	current	VI - VCC OI GIND,	SWILCH ON OF OFF	Full	1.30 V			0.15	μA

# 6.6 Electrical Characteristics for 2.1-V Supply

 $V_{CC}$  = 2.00 V to 2.20 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

PARAMETER		TEST CONDITIONS	ΤΛ	V <sub>cc</sub>	MIN	TYP MAX	UNIT
DIGITAL	CONTROL INPUTS (IN	I-2, IN3-4)	·A				
V <sub>IH</sub>	Input logic high		Full		1.2	4.3	V
$V_{IL}$	Input logic low		Full		0	0.5	V

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



# 6.7 Electrical Characteristics for 2.5-V Supply

 $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}, T_A = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C} \text{ (unless otherwise noted)}^{(1)}$ 

P/	ARAMETER	TEST COND	ITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
ANALOG SI	WITCH								
$V_{COM}$ , $V_{NO}$ , $V_{NC}$	Analog signal range					0		V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ , $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 16	25°C Full	2.3 V		0.45	0.6	Ω
$\Delta R_{on}$	ON-state resistance match between channels	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ , 0.8 V, $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 16	25°C Full	2.3 V		0.045	0.07	Ω
R <sub>on(flat)</sub>	ON-state resistance flatness	$V_{NO}$ or $V_{NC} = 1.8 \text{ V}$ , 0.8 V $I_{COM} = -100 \text{ mA}$ ,	Switch ON, See Figure 16	25°C Full	2.3 V		0.06	0.15	Ω
		$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-10	0.5	10	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NC, NO OFF leakage current	$V_{COM} = 2.3 \text{ V},$ or $V_{NO} \text{ or } V_{NC} = 2.3 \text{ V},$ $V_{COM} = 0.3 \text{V},$	See Figure 17	Full	2.7 V	-20		20	nA
		$V_{NO}$ or $V_{NC} = 0.3 V$ ,		25°C		-10	0.1	10	
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM} = Open,$ or $V_{NO}$ or $V_{NC} = 2.3 V,$ $V_{COM} = Open,$	See Figure 18	Full	2.7 V	-20		20	nA
		$V_{NO}$ or $V_{NC}$ = Open,		25°C		-10	0.1	10	ı
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{COM} = 0.3 \text{ V},$ or $V_{NO} \text{ or } V_{NC} = \text{Open},$ $V_{COM} = 2.3 \text{ V},$	See Figure 18	Full	2.7 V	-20		20	nA
DIGITAL CO	ONTROL INPUTS (IN1	-2, IN3-4) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full		1.2		4.3	V
$V_{IL}$	Input logic low			Full		0		0.6	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>IN</sub> = 3.6 V or 0		25°C Full	2.7 V		0.5	10 50	nA
DYNAMIC									
				25°C	2.5 V		2.6	47	<u> </u>
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF	Full	2.3 V to 2.7 V			50	ns
				25°C	2.5 V		16.5	34	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	C <sub>L</sub> = 35 pF	Full	2.3 V to 2.7 V			35	ns
				25°C	2.5 V	4	15	35	
t <sub>BBM</sub>	Break-before- make time	$\begin{aligned} V_{NC} &= V_{NO} = V_{CC}, \\ R_L &= 50 \ \Omega, \end{aligned}$	C <sub>L</sub> = 35 pF	Full	2.3 V to 2.7 V	3		35	ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0,	C <sub>L</sub> = 1 nF	25°C	2.5 V		84		pC
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 19	25°C	2.5 V		52		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 19	25°C	2.5 V		163		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND,	See Figure 19	25°C	2.5 V		163		pF

 <sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum
 (2) All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



# **Electrical Characteristics for 2.5-V Supply (continued)**

 $V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C (unless otherwise noted)}^{(1)}$ 

	PARAMETER	TEST CO	ONDITIONS	TA	V <sub>CC</sub>	MIN TYP	MAX	UNIT
C <sub>I</sub>	Digital input capacitance	V <sub>I</sub> = V <sub>CC</sub> or GND		25°C	2.5 V	2.5		pF
BW	Bandwidth	$R_L = 50 \Omega$ ,	Switch ON	25°C	2.5 V	35		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 100 kHz,	Switch OFF	25°C	2.5 V	-71		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega,$ f = 100 kHz,	Switch ON	25°C	2.5 V	-73		dB
THD	Total harmonic distortion	$R_L = 600 \Omega,$ $C_L = 50 \text{ pF},$ $V_{COM} = \text{GND to } V_{CC}$	f = 20 Hz to 20 kHz	25°C	2.5 V	0.009%		
SUPPLY								
I <sub>CC</sub>	Positive supply current	$V_I = V_{CC}$ or GND,	Switch ON or OFF	25°C	2.5 V	0.004	0.1	μΑ
	Current			Full			0.5	

# 6.8 Electrical Characteristics for 3.3-V Supply

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C (unless otherwise noted)}^{(1)}$ 

P.	ARAMETER	TEST COND	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
ANALOG S	WITCH								
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					0		V <sub>CC</sub>	V
R <sub>on</sub>	ON-state	$V_{NO}$ or $V_{NC} = 2.0 \text{ V}$ ,	Switch ON,	25°C	3 V		0.37	0.55	Ω
Non	resistance	$I_{COM} = -100 \text{ mA},$	See Figure 16	Full	3 V			0.6	77
	ON-state	$V_{NO}$ or $V_{NC} = 2.0 \text{ V}$ , 0.8 V, Switch ON,		25°C			0.06	0.07	
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA},$	See Figure 16	Full	3 V			0.1	Ω
	ON-state	$V_{NO}$ or $V_{NC} = 2.0 \text{ V}, 0.8 \text{ V}$	Switch ON,	25°C			0.05	0.1	
$R_{on(flat)}$	resistance flatness	$I_{COM} = -100 \text{ mA},$	See Figure 16	Full	3 V			0.1	Ω
		$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-15	5	15	
INO(OFF), OFF	NC, NO OFF leakage current	$\begin{split} &V_{COM} = 3.0 \text{ V,} \\ &\text{or} \\ &V_{NO} \text{ or } V_{NC} = 3.0 \text{ V,} \\ &V_{COM} = 0.3 \text{ V,} \end{split}$	See Figure 17	Full	3.6 V	-50		50	nA
		$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-15	5	15	
I <sub>NO(ON)</sub> , I <sub>NC(ON)</sub>	NC, NO ON leakage current	$V_{COM}$ = Open, or $V_{NO}$ or $V_{NC}$ = 3.0 V, $V_{COM}$ = Open,	See Figure 18	Full	3.6 V	-50		50	nA
		$V_{NO}$ or $V_{NC}$ = Open,		25°C		-15	5	15	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{COM} = 0.3 \text{ V},$ or $V_{NO} \text{ or } V_{NC} = \text{Open},$ $V_{COM} = 3.0 \text{ V},$	See Figure 18	Full	3.6 V	-50		50	nA
DIGITAL CO	NTROL INPUTS (IN1-	-2, IN3-4) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full		1.25		4.3	V
$V_{IL}$	Input logic low			Full		0		0.8	V
las la	Input leakage	V <sub>IN</sub> = 3.6 V or 0	- 2 6 V or 0				0.5	10	nA
I <sub>IH</sub> , I <sub>IL</sub>	current	VIN - 3.0 V 01 0		Full	3.6 V			50	шА

<sup>(1)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated

<sup>(2)</sup> All unused digital inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.



# **Electrical Characteristics for 3.3-V Supply (continued)**

 $V_{CC}$  = 3 V to 3.6 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

P.	ARAMETER	TEST CO	TA	V <sub>CC</sub>	MIN	TYP	MAX	UNIT	
DYNAMIC									
		V - V		25°C	3 V		20	38	
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	$C_L = 35 pF$	Full	3 V to 3.6 V			40	ns
		W W		25°C	3 V		14	34	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC},$ $R_L = 50 \Omega,$	$C_L = 35 pF$	Full	3 V to 3.6 V			35	ns
	Dunali hafana malia	\(\lambda \) \(\lambda \)		25°C	3 V	3	11	35	
t <sub>BBM</sub>	Break-before-make time	$V_{NC} = V_{NO} = V_{CC},$ $R_L = 50 \Omega,$	$C_L = 35 pF$	Full	3 V to 3.6 V	2		55	ns
$Q_{\mathbb{C}}$	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF	25°C	3 V		109		рC
C <sub>NC(OFF)</sub> , C <sub>NO(OFF)</sub>	NC, NO OFF capacitance	$V_{NC}$ or $V_{NO} = V_{CC}$ or GND, Switch OFF,	See Figure 19	25°C	3 V		51		pF
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	V <sub>NC</sub> or V <sub>NO</sub> = V <sub>CC</sub> or GND, Switch OFF,	See Figure 19	25°C	3 V		162		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND, Switch ON,	See Figure 19	25°C	3 V		162		pF
C <sub>I</sub>	Digital input capacitance	$V_I = V_{CC}$ or GND		25°C	3 V		2.5		pF
BW	Bandwidth	$R_L = 50 \Omega$ ,	Switch ON	25°C	3 V		35		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega$ , f = 100  kHz,	Switch OFF	25°C	3 V		-71		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega,$ f = 100 kHz,	Switch ON	25°C	3 V		-73		dB
THD	Total harmonic distortion	$R_L = 600 \ \Omega,$ $C_L = 50 \ pF,$ $V_{COM} = GND \ to \ V_{CC}$	f = 20 Hz to 20 kHz	25°C	3 V	0.003%			
SUPPLY		,							
I <sub>cc</sub>	Positive supply current	$V_I = V_{CC}$ or GND,	Switch ON or OFF	25°C Full	3.6 V		0.015	0.2	μA

## 6.9 Electrical Characteristics for 4.3-V Supply

 $T_A = -40$ °C to 85°C (unless otherwise noted)<sup>(1)</sup>

P	ARAMETER	TEST CO	NDITIONS	TA	Vcc	MIN	TYP	MAX	UNIT
ANALOG SV	WITCH				- 55				
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range					0		V <sub>CC</sub>	V
D		Switch ON, 2	25°C	4.3 V		0.3	0.45	Ω	
R <sub>on</sub>	resistance	$I_{COM} = -100 \text{ mA},$	See Figure 16	Full	4.5 V			0.5	22
	ON-state	$V_{NO}$ or $V_{NC} = 2.5 \text{ V}$ ,	Switch ON.	25°C			0.05	0.07	
$\Delta R_{on}$	resistance match between channels	$I_{COM} = -100 \text{ mA},$	See Figure 16	Full	4.3 V			0.07	Ω
	ON-state	$V_{NO}$ or $V_{NC} = 1 V$ ,	Switch ON,	25°C			0.02	0.1	
R <sub>on(flat)</sub>	resistance flatness	1.5 V, 2.5 V, $I_{COM} = -100 \text{ mA},$	See Figure 16	Full	4.3 V			0.1	Ω

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum



# **Electrical Characteristics for 4.3-V Supply (continued)**


 $T_A = -40$ °C to 85°C (unless otherwise noted)<sup>(1)</sup>

P.	ARAMETER	TEST CO	NDITIONS	T <sub>A</sub>	V <sub>CC</sub>	MIN	TYP	MAX	UNIT
		$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-20	5	20	
I <sub>NO(OFF)</sub> ,	NC, NO OFF leakage	$V_{COM} = 3.0 \text{ V},$	See Figure 17		4.3 V				nA
I <sub>NC(OFF)</sub>	current	$V_{NO}$ or $V_{NC} = 3.0 \text{ V}$ ,		Full	4.5 V	-90		90	ш
		$V_{COM} = 0.3 V$ ,							
	NC NO	$V_{NO}$ or $V_{NC} = 0.3 \text{ V}$ ,		25°C		-20	5	20	
I <sub>NO(ON)</sub> ,	NC, NO ON leakage	V <sub>COM</sub> = Open, or	See Figure 18		4.3 V				nA
INC(ON)	current	$V_{NO}$ or $V_{NC} = 3.0 \text{ V}$ , $V_{COM} = \text{Open}$ ,		Full		-90		90	
		$V_{NO}$ or $V_{NC}$ = Open,		25°C		-20	5	20	
loourous	COM ON leakage	$V_{COM} = 0.3 \text{ V},$	See Figure 18		4.3 V				nA
I <sub>COM(ON)</sub>	current	$V_{NO}$ or $V_{NC}$ = Open,	Occ rigate to	Full	4.5 V	-90		90	ш
		$V_{COM} = 3.0 \text{ V},$							
	ONTROL INPUTS (IN1-2	2, IN3-4) <sup>(2)</sup>							
V <sub>IH</sub>	Input logic high			Full	4.3 V	1.5		4.3	V
V <sub>IL</sub>	Input logic low			Full	4.3 V	0		1	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage	V <sub>IN</sub> = 3.6 V or 0		25°C	4.3 V		0.5	10	nA
	current	IIV		Full				50	<u> </u>
DYNAMIC									
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC}$	$C_{L} = 35 \text{ pF}$	25°C	4.3 V		17	23	ns
ON		$R_L = 50 \Omega$ ,		Full				25	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC}$	$C_{L} = 35 \text{ pF}$	25°C	4.3 V		12	32	ns
		$R_L = 50 \Omega$ ,		Full				35	
t <sub>BBM</sub>	Break-before-make	$V_{NC} = V_{NO} = V_{CC}$	$C_{L} = 35 \text{ pF}$	25°C	4.3 V	2	9	30	ns
	time	$R_L = 50 \Omega$ ,	- '	Full		1		35	
$Q_{\mathbb{C}}$	Charge injection	$V_{GEN} = 0,$ $R_{GEN} = 0,$	C <sub>L</sub> = 1 nF	25°C	4.3 V		139		рС
C <sub>NC(OFF)</sub> ,	NC, NO	$V_{NC}$ or $V_{NO} = V_{CC}$ or	0 = 10						nE
C <sub>NO(OFF)</sub>	off capacitance	GND, Switch OFF,	See Figure 19	25°C	4.3 V		50		pF
	·	$V_{NC}$ or $V_{NO} = V_{CC}$ or							
C <sub>NC(ON)</sub> , C <sub>NO(ON)</sub>	NC, NO ON capacitance	GND,	See Figure 19	25°C	4.3 V		160		pF
ONO(ON)		Switch OFF,							
$C_{COM(ON)}$	COM ON capacitance	$V_{COM} = V_{CC}$ or GND, Switch ON,	See Figure 19	25°C	4.3 V		160		pF
C <sub>I</sub>	Digital input capacitance	$V_I = V_{CC}$ or GND		25°C	4.3 V		2.5		pF
BW	Bandwidth	$R_1 = 50 \Omega$	Switch ON	25°C	4.3 V		35		MHz
		$R_L = 50 \Omega$ ,							
O <sub>ISO</sub>	OFF isolation	f = 100 kHz,	Switch OFF	25°C	4.3 V		<b>–71</b>		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega,$ f = 100  kHz,	Switch ON	25°C	4.3 V		-73		dB
THD	Total harmonic	$R_L = 600 \Omega,$ $C_L = 50 pF,$	f = 20 Hz to 20 kHz	25°C	4.3 V	(	0.003%		
	distortion	$V_{COM} = GND \text{ to } V_{CC}$							
SUPPLY									
la a	Positive supply	$V_I = V_{CC}$ or GND,	Switch ON or OFF	25°C	4.3 V		0.15	0.4	μ.Λ
I <sub>CC</sub>	current	Al = ACC OI GIAD	SWILLII ON UI OFF	Full	4.3 V			1.2	μA

<sup>(2)</sup> All unused digital inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, SCBA004.




## 6.10 Typical Characteristics



# TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**




Submit Documentation Feedback

Copyright © 2007–2015, Texas Instruments Incorporated



# **Typical Characteristics (continued)**





## 7 Parameter Measurement Information





Figure 16. ON-state Resistance (R<sub>ON</sub>)



 $\textbf{Figure 17. OFF-State Leakage Current (I}_{NC(OFF)}, I_{NC(PWROFF)}, I_{NO(OFF)}, I_{NO(PWROFF)}, I_{COM(OFF)}, I_{COM(PWROFF)})\\$ 




Figure 18. ON-State Leakage Current ( $I_{COM(ON)}$ ,  $I_{NC(ON)}$ ,  $I_{NO(ON)}$ )

Submit Documentation Feedback







Figure 19. Capacitance (C<sub>I</sub>,  $C_{COM(ON)}$ ,  $C_{NC(OFF)}$ ,  $C_{NO(OFF)}$ ,  $C_{NC(ON)}$ ,  $C_{NO(ON)}$ )




A. All input pulses are supplied by generators having the following characteristics:

PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

B.  $C_L$  includes probe and jig capacitance.

Figure 20. Turn-On (t<sub>ON</sub>) and Turn-Off Time (t<sub>OFF</sub>)





- A. C<sub>L</sub> includes probe and jig capacitance.
- B. All input pulses are supplied by generators having the following characteristics:

PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.

Figure 21. Break-Before-Make Time (t<sub>BBM</sub>)




Figure 22. Bandwidth (BW)




Figure 23. OFF Isolation (O<sub>ISO</sub>)

Submit Documentation Feedback







Figure 24. Crosstalk (X<sub>TALK</sub>)



A. All input pulses are supplied by generators having the following characteristics:

PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r < 5$  ns,  $t_f < 5$  ns.


B. C<sub>L</sub> includes probe and jig capacitance.

Figure 25. Charge Injection (Q<sub>C</sub>)

Copyright © 2007–2015, Texas Instruments Incorporated

Sub





A.  $C_L$  includes probe and jig capacitance.

Figure 26. Total Harmonic Distortion (THD)

Submit Documentation Feedback



# 8 Detailed Description

#### 8.1 Overview

The TS3A44159 is a bidirectional 4-channel single-pole double-throw (SPDT) analog switch with two control inputs, which is designed to operate from 1.65 V to 4.3 V. This device is also known as a 2-channel, double-pole, double-throw (DPDT) configuration. It offers low ON-state resistance and excellent ON-state resistance matching with the break-before-make feature that prevents signal distortion during the transferring of a signal from one channel to another. The device has an excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device suitable for portable audio applications.

### 8.2 Functional Block Diagram




Figure 27. Logic Diagram

### 8.3 Feature Description

The TS3A44159 is a bidirectional device that has two sets of two single-pole double-throw switches. The four channels of the switch are contorled by two digital signals; one digital contorl for each set of two single-pole double-throw switches.

#### 8.4 Device Functional Modes

**Table 1. Function Table** 

IN	NC TO COM, COM TO NC	NO TO COM, COM TO NO
L	ON	OFF
Н	OFF	ON



# 9 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

# 9.2 Typical Application




Figure 28. Typical Application Diagram

### 9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are with in the specified ranges to ensure proper performance.



**Table 2. Design Parameters** 

DESIGN PARAMETERS	EXAMPLE VALUES
Analog Voltage	4.3 V
Digital Input Voltage	4.3 V

### 9.2.2 Detailed Design Procedure

The TS3A44159 can be properly operated without any external components. However, TI recommends to connect unused pins to the ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. TI also recommends that the digital control pins (INX) be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin.

## 9.2.3 Application Curve




Figure 29. R<sub>on</sub> vs V<sub>COM</sub> (All Voltages)



# 10 Power Supply Recommendations

Proper power-supply sequencing is recommended for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. Always sequence  $V_{CC}$  on first, followed by NO, NC, or COM. Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{CC}$  supply to other components. A 0.1- $\mu$ F capacitor, connected from  $V_{CC}$  to GND, is adequate for most applications.

### 11 Layout

### 11.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

### 11.2 Layout Example






Figure 30. PCB Layout Example



# 12 Device and Documentation Support

### 12.1 Trademarks

All trademarks are the property of their respective owners.

### 12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# 12.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





10-Dec-2020

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TS3A44159PWR	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC4159	Samples
TS3A44159PWRG4	ACTIVE	TSSOP	PW	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YC4159	Samples
TS3A44159RGTR	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWH	Samples
TS3A44159RGTRG4	ACTIVE	VQFN	RGT	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWH	Samples
TS3A44159RSVR	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	ZWH	Samples
TS3A44159RSVRG4	ACTIVE	UQFN	RSV	16	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	ZWH	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jan-2021


# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3A44159PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3A44159RGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TS3A44159RSVR	UQFN	RSV	16	3000	180.0	12.4	2.1	2.9	0.75	4.0	12.0	Q1
TS3A44159RSVR	UQFN	RSV	16	3000	177.8	12.4	2.0	2.8	0.7	4.0	12.0	Q1

www.ti.com 5-Jan-2021



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3A44159PWR	TSSOP	PW	16	2000	853.0	449.0	35.0
TS3A44159RGTR	VQFN	RGT	16	3000	346.0	346.0	35.0
TS3A44159RSVR	UQFN	RSV	16	3000	200.0	183.0	25.0
TS3A44159RSVR	UQFN	RSV	16	3000	202.0	201.0	28.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





ULTRA THIN QUAD FLATPACK - NO LEAD




### NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
   This drawing is subject to change without notice.



ULTRA THIN QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



ULTRA THIN QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





SMALL OUTLINE PACKAGE



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated