











SN55HVD233-SEP

ZHCSJ41 - DECEMBER 2018

采用增强型航天塑料的 SN55HVD233-SEP 3.3V 耐辐射 CAN 收发器

1 特性

- VID V62/18617
- 耐辐射
 - 单粒子锁定 (SEL) 在 125℃ 下的抗扰度可达 43MeV-cm²/mg
 - 在高达 30krad(Si) 的条件下无 ELDRS
 - 每个晶圆批次的 RLAT 总电离剂量 (TID) 高达 20krad(Si)
- 增强型航天塑料
 - 受控基线
 - 金线
 - NiPdAu 铅涂层
 - 同一组装和测试场所
 - 同一制造场所
 - 支持军用 (-55°C 至 125°C) 温度范围
 - 延长的产品生命周期
 - 延长的产品变更通知
 - 产品可追溯性
 - 采用增强型模具化合物实现低释气
- 符合 ISO 11898-2 标准
- 总线引脚故障保护大于 ±16V
- 总线引脚 ESD 保护大于 ±14kV HBM
- 数据传输速率高达 1Mbps
- 扩展级共模范围: -7V 至 12V
- 高输入阻抗支持 120 个节点
- LVTTL I/O 可承受 5V 的电压
- 可调节的驱动器传输次数,用于改善信号质量
- 未供电节点不会干扰总线
- 低电流待机模式,200µA(典型值)
- 诊断回送功能
- 热关断保护
- 加电和断电无干扰总线输入和输出
 - 具有低 V_{CC} 的高输入阻抗
 - 功率循环过程中单片输出

2 应用

- 支持近地轨道空间 应用
- 空间数据总线通信和控制
- 用于机载数据处理的卫星遥测和遥控
- CANopen、DeviceNet、CAN Kingdom、ISO 11783、NMEA 2000、SAE J1939 等 CAN 总线标 准

3 说明

SN55HVD233-SEP 用于 采用 符合 ISO 11898 标准的控制器局域网 (CAN) 串行通信物理层的应用。作为 CAN 收发器,此器件在差分 CAN 总线和 CAN 控制器间提供传输和接收能力,信令速度高达 1Mbps。


SN55HVD233-SEP 专门用于非常严苛的辐射环境, 具有 交叉线保护、过压保护、±16V 接地失效保护和过 热(热关断)保护功能。此器件可在 -7V 至 12V 的宽 共模范围内运行。此收发器是用于卫星应用的微处理 器、FPGA 或 ASIC 的主机 CAN 控制器与差分 CAN 总线之间的 接口。

器件信息(1)

| 器件型号 | 等级 | 封装 |
|-------------------|------------|-----------------|
| SN55HVD233MDPSEP | 20krad(Si) | 8 引线 SOIC [D] |
| SN55HVD233MDTPSEP | RLAT | 6.48mm × 6.48mm |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图



Copyright © 2017, Texas Instruments Incorporated





月录

| | <u></u> | 1 77 6 | | |
|---|---|--------|--------------------------------|-----------|
| 1 | 特性1 | 9 | Detailed Description | 15 |
| 2 | 应用 1 | | 9.1 Overview | 15 |
| 3 | 说明1 | | 9.2 Functional Block Diagram | 15 |
| 4 | 修订历史记录 2 | | 9.3 Feature Description | 15 |
| 5 | 说明(续)3 | | 9.4 Device Functional Modes | 18 |
| 6 | Pin Configuration and Functions | 10 | Application and Implementation | 19 |
| 7 | Specifications | | 10.1 Application Information | 19 |
| • | 7.1 Absolute Maximum Ratings | | 10.2 Typical Application | 21 |
| | 7.2 ESD Ratings | 11 | Power Supply Recommendations | 23 |
| | 7.3 Recommended Operating Conditions | 12 | 2 Layout | <u>23</u> |
| | 7.4 Thermal Information | | 12.1 Layout Guidelines | <u>23</u> |
| | 7.5 Driver Electrical Characteristics | | 12.2 Layout Example | 25 |
| | 7.6 Receiver Electrical Characteristics | 13 | 3 器件和文档支持 | 26 |
| | 7.7 Driver Switching Characteristics | | 13.1 接收文档更新通知 | <u>26</u> |
| | 7.8 Receiver Switching Characteristics | | 13.2 社区资源 | <u>26</u> |
| | 7.9 Device Switching Characteristics | | 13.3 商标 | <u>26</u> |
| | 7.10 Typical Characteristics9 | | 13.4 静电放电警告 | <u>26</u> |
| 8 | Parameter Measurement Information | | 13.5 术语表 | <u>26</u> |
| • | | 14 | I 机械、封装和可订购信息 | 27 |

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

| 日期 | 修订版本 | 说明 |
|----------|------|--------|
| 2018年12月 | * | 初始发行版。 |

5 说明 (续)


模式: SN55HVD233-SEP 的引脚 8 R_S 具有三种运行模式: 高速、斜率控制或低功耗待机模式。用户可直接将引脚 8 接地以选择高速运行模式,驱动器输出晶体管将尽快开启和关闭,无上升和下降斜率限制。由于斜率与引脚的输出电流成比例,用户可在引脚 8 连接接地的电阻器以调节上升和下降斜率。斜率控制可通过 0Ω 电阻器值进行,以实现约 $38V/\mu s$ 的单端压摆率,所使用的电阻器值最高可达 $50k\Omega$,以实现约 $4V/\mu s$ 的压摆率。有关斜率控制的更多信息,请参阅应用和实现 部分。

如果对引脚 8 施加高逻辑电平,那么 SN55HVD233-SEP 会进入低电流待机(仅监听)模式,在此模式下,驱动器将关断并且接收器保持活动状态。当本地协议控制器需要向总线传输时,将会改变此低电流待机模式。有关回送模式的更多信息,请参阅应用信息 部分。

环回: 当 SN55HVD233-SEP 的环回 LBK 引脚 5 具有逻辑高电平时,会将总线输出和总线输入置于高阻抗状态。 其余电路将保持工作状态,可用于驱动器到接收器的回送和自诊断节点功能,且不会干扰总线。

CAN 总线状态:在器件供电运行期间,CAN 总线具有两种状态:显性和隐性。在总线显性状态下,总线采用差分驱动方式,D和R 引脚相应地置为逻辑低电平。在隐性总线状态下,总线通过接收器的高电阻内部输入电阻器 R_{IN} 偏置为 $V_{CC}/2$,D和R 引脚相应地偏置为逻辑高电平(请参阅总线状态(物理位表示)和简化的隐性共模偏置和接收器)。

6 Pin Configuration and Functions



Pin Functions

| PIN | PIN | | DESCRIPTION |
|-----------------|-----|--------|--|
| NAME | NO. | TYPE | DESCRIPTION |
| D | 1 | 1 | CAN transmit data input (LOW for dominant and HIGH for recessive bus states), also called TXD, driver input. |
| GND | 2 | GND | Ground connection. |
| V _{CC} | 3 | Supply | Transceiver 3.3-V supply voltage. |
| R | 4 | 0 | CAN receive data output (LOW for dominant and HIGH for recessive bus states), also called RXD, receiver output. |
| LBK | 5 | I | Loopback mode input pin. |
| CANL | 6 | I/O | Low-level CAN bus line. |
| CANH | 7 | I/O | High-level CAN bus line. |
| RS | 8 | I | Mode select pin: Tie to GND = high-speed mode, Strong pullup to V_{CC} = low power mode, 0 - Ω to 50 - $k\Omega$ pulldown to GND = slope control mode. |

7 Specifications

7.1 Absolute Maximum Ratings

over operating junction temperature unless otherwise noted (1)(2)

| | | MIN | MAX | UNIT |
|------------------|---|------|-----|------|
| V_{CC} | Supply voltage | -0.3 | 7 | V |
| | Voltage at any bus pin (CANH or CANL) | -16 | 16 | V |
| | Voltage input, transient pulse, CANH and CANL, through 100 Ω (see Figure 18) | -100 | 100 | V |
| VI | Input voltage, (D, RS, LBK) | -0.5 | 7 | V |
| Vo | Output voltage, (R) | -0.5 | 7 | V |
| Io | Receiver output current | -10 | 10 | mA |
| T_{J} | Operating junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C |

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

| | | | | VALUE | UNIT |
|--|-----------|---|---------------------|--------|------|
| V _(ESD) Electrostatic discharge | | ectrostatic Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | CANH, CANL, and GND | ±14000 | |
| | discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC 33-001 | Other pins | ±4000 | V |
| | | arged-device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | | ±500 | |

 ⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

| | | | MIN | NOM MAX | UNIT |
|-----------------|--|---------------------|----------------------|---------|------|
| V_{CC} | Supply voltage | | 3 | 3.6 | V |
| | Voltage at any bus pin (separat | ely or common mode) | -7 | 12 | V |
| V_{IH} | High-level input voltage D, LBK | | 2 | 5.5 | V |
| V_{IL} | Low-level input voltage | D, LBK | 0 | 0.8 | V |
| V_{ID} | Differential input voltage | | -6 | 6 | V |
| | Resistance from RS to ground for slope control | | 0 | 50 | kΩ |
| $V_{I(RS)}$ | Input voltage at RS for standby | | 0.75 V _{CC} | 5.5 | V |
| | Lligh lovel output ourrent | Driver | -50 | | A |
| I _{OH} | High-level output current | Receiver | -10 | | mA |
| | Lour lough output ourrent | Driver | | 50 | A |
| I _{OL} | Low-level output current | Receiver | | 10 | mA |
| T_{J} | Operating junction temperature | (1) | – 55 | 125 | °C |

⁽¹⁾ Maximum junction temperature operation is allowed as long as the device maximum junction temperature is not exceeded.

All voltage values, except differential I/O bus voltages, are with respect to network ground pin.



7.4 Thermal Information

| | | SN55HVD233-SEP | |
|----------------------------------|--|----------------|------|
| THERMAL METRIC ⁽¹⁾⁽²⁾ | | D (SOIC) | UNIT |
| | | 8 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 112.6 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 47.1 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 57.2 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 7.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 56.2 | °C/W |

All values except R_{0JC} were taken on a JEDEC-51 standard High-K PCB using a nominal lead form. Differences in lead form, component density, or PCB design can affect these values.
 For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.

7.5 Driver Electrical Characteristics

At $T_A = -55$ °C to 125°C, unless otherwise noted.

| PARAMETER | | | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|---------------------|---|-------------------------|--|------|--------------------|----------|------|
| V | Bus output voltage | Bus output voltage CANH | | 2.4 | | V_{CC} | V |
| $V_{O(D)}$ | (dominant) | CANL | $V_{(D)} = 0 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ see Figure 12 and Figure 13}$ | 0.5 | | 1.25 | V |
| V | Bus output voltage | CANH | V 2VV 0V occ Figure 12 and Figure 12 | | 2.3 | | V |
| Vo | (recessive) | CANL | $V_{(D)} = 3 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ see Figure 12 and Figure 13}$ | | 2.3 | | V |
| V | Differential output voltag | е | $V_{(D)} = 0 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ see Figure 12 and Figure 13}$ | 1.5 | 2 | 3 | V |
| $V_{OD(D)}$ | (dominant) | | $V_{(D)} = 0 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ see Figure 13 and Figure 14}$ | 1.2 | 2 | 3 | V |
| V | Differential output voltag | е | $V_{(D)} = 3 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ see Figure 12 and Figure 13}$ | -120 | | 12 | mV |
| V_{OD} | (recessive) | | $V_{(D)} = 3 \text{ V}, V_{(RS)} = 0 \text{ V}, \text{ no load}$ | -0.5 | | 0.05 | V |
| V _{OC(pp)} | Peak-to-peak common-mode output voltage | | See Figure 20 | | 1 | | V |
| I _{IH} | High-level input current | D, LBK | V _(D) = 2 V | -30 | | 30 | μΑ |
| $I_{\rm IL}$ | Low-level input current | D, LBK | $V_{(D)} = 0.8 \text{ V}$ | -30 | | 30 | μΑ |
| | | | $V_{(CANH)} = -7 \text{ V, CANL open, see Figure 23}$ | -250 | | | |
| | Chart aircuit autaut aurra | nt. | V _(CANH) = 12 V, CANL open, see Figure 23 | | | 1 | mA |
| I _{OS} | Short-circuit output curre | ;11L | $V_{(CANL)} = -7 \text{ V, CANH open, see Figure 23}$ | -1 | | | ША |
| | | | V _(CANL) = 12 V, CANH open, see Figure 23 | | | 250 | |
| Co | Output capacitance | | See receiver input capacitance | | | | |
| I _{IRS(s)} | RS input current for standby | | $V_{(RS)} = 0.75 V_{CC}$ | -10 | | | μΑ |
| | | Standby | $V_{(RS)} = V_{CC}, V_{(D)} = V_{CC}, V_{(LBK)} = 0 V$ | | 200 | 700 | μΑ |
| I_{CC} | Supply current | Dominant | $V_{(D)} = 0 \text{ V, no load, } V_{(LBK)} = 0 \text{ V, RS} = 0 \text{ V}$ | | | 6 | m Λ |
| | | Recessive | $V_{(D)} = V_{CC}$, no load, $V_{(LBK)} = 0 \text{ V}$, $V_{(RS)} = 0 \text{ V}$ | | | 6 | mA |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

7.6 Receiver Electrical Characteristics

At $T_A = -55$ °C to 125°C, unless otherwise noted.

| | PARAMETER | | TEST CONDITIONS | | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|-----------------|--|---|---|--|------|--------------------|------|------|
| V_{IT+} | Positive-going input | ut threshold voltage | | | | 750 | 900 | mV |
| V_{IT-} | Negative-going inp | out threshold voltage | V _(LBK) = 0 V, see Table 1 | V _(LBK) = 0 V, see Table 1 | | 650 | | mV |
| V_{hys} | Hysteresis voltage | $(V_{IT+} - V_{IT-})$ | | | | 100 | | mV |
| V_{OH} | High-level output v | voltage | $I_O = -4$ mA, see Figure 17 | | 2.4 | | | V |
| V_{OL} | Low-level output v | oltage | I _O = 4 mA, see Figure 17 | | | | 0.4 | V |
| | | | $V_{(CANH)}$ or $V_{(CANL)} = 12 \text{ V}$ | | 150 | | 500 | |
| | Due input augment | - | $V_{(CANH)}$ or $V_{(CANL)} = 12 \text{ V},$ $V_{CC} = 0 \text{ V}$ | Other bus pin = 0 V, $V_{(D)} = 3 V$, | 150 | | 600 | |
| l _l | Bus input current | | CANH or CANL = -7 V | $V_{(LBK)}^{(L)} = 0 \text{ V},$ $V_{(RS)} = 0 \text{ V}$ | -610 | | -100 | μА |
| | | | CANH or CANL = -7 V , $\text{V}_{\text{CC}} = 0 \text{ V}$ | | -450 | | -100 | |
| Cı | C _I Input capacitance (CANH or CANL) | | Pin-to-ground, $V_I = 0.4 \sin(4E6\pi t) + 0.5 \text{ V}$, $V_{(D)} = 3 \text{ V}$, $V_{(LBK)} = 0 \text{ V}$ | | | 40 | | pF |
| C _{ID} | C _{ID} Differential input capacitance | | Pin-to-pin, $V_I = 0.4 \sin(4E6\pi)$ $V_{(D)} = 3 \text{ V}, V_{(LBK)} = 0 \text{ V}$ | t) + 0.5 V, | | 20 | | pF |
| R_{ID} | Differential input re | esistance | V 2VV 0V | | | | 105 | kΩ |
| R _{IN} | $V_{(D)} = 3 \text{ V}, V_{(LBK)} = 0 \text{ V}$ R _{IN} Input resistance (CANH or CANL) | | 20 | | 55 | kΩ | | |
| | | Standby | $V_{(RS)} = V_{CC}, V_{(D)} = V_{CC}, V_{(LI)}$ | _{BK)} = 0 V | | 200 | 700 | μΑ |
| I _{CC} | Supply current Dominant Recessive | $V_{(D)} = 0 \text{ V, no load, } V_{(RS)} = 0$ | $0 \text{ V}, \text{ V}_{(LBK)} = 0 \text{ V}$ | | | 6 | mA | |
| | | Recessive | $V_{(D)} = V_{CC}$, no load, $V_{(RS)} =$ | 0 V, V _(LBK) = 0 V | | | 6 | mA |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

7.7 Driver Switching Characteristics

At $T_A = -55$ °C to 125°C, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------|---|--|-----|--------------------|------|------|
| | | V _(RS) = 0 V, see Figure 15 | | 35 | 85 | |
| t _{PLH} | Propagation delay time, low-to-high-level output | RS with 10 k Ω to ground, see Figure 15 | | 70 | 125 | ns |
| | ion to high lovel output | RS with 50 k Ω to ground, see Figure 15 | | 500 | 870 | |
| | | V _(RS) = 0 V, see Figure 15 | | 70 | 120 | |
| t _{PHL} | Propagation delay time, high-to-low-level output | RS with 10 k Ω to ground, see Figure 15 | | 130 | 180 | ns |
| | ingii to ion iovoi oaspat | RS with 50 k Ω to ground, see Figure 15 | | 870 | 1200 | |
| | | V _(RS) = 0 V, see Figure 15 | | 35 | | |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | RS with 10 k Ω to ground, see Figure 15 | | 60 | | ns |
| | | RS with 50 k Ω to ground, see Figure 15 | | 370 | | |
| t _r | Differential output signal rise time | V 0 V 000 Figure 45 | 20 | | 70 | ns |
| t _f | Differential output signal fall time | V _(RS) = 0 V, see Figure 15 | 20 | | 70 | ns |
| t _r | Differential output signal rise time | DC with 10 kO to ground one Figure 15 | 30 | | 135 | ns |
| t _f | Differential output signal fall time | RS with 10 kΩ to ground, see Figure 15 | 30 | | 135 | ns |
| t _r | Differential output signal rise time | RS with 50 k Ω to ground, see Figure 15 | | | 1400 | ns |
| t _f | Differential output signal fall time | | | | 1400 | ns |
| t _{en(s)} | Enable time from standby to dominant | See Figure 19 | | 0.6 | 1.5 | μs |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

7.8 Receiver Switching Characteristics

At $T_A = -55$ °C to 125°C, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------|---|-----------------|-----|--------------------|-----|------|
| t _{PLH} | Propagation delay time, low-to-high-level output | | | 35 | 105 | ns |
| t _{PHL} | Propagation delay time, high-to-low-level output | | | 35 | 105 | ns |
| t _{sk(p)} | Pulse skew (t _{PHL} - t _{PLH}) | See Figure 17 | | 7 | | ns |
| t _r | Output signal rise time | | | 2 | | ns |
| t _f | Output signal fall time | | | 2 | | ns |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.

7.9 Device Switching Characteristics


At $T_A = -55$ °C to 125°C, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | MIN | TYP ⁽¹⁾ | MAX | UNIT | |
|----------------------|--|--|-----|--------------------|-----|------|--|
| t _(LBK) | Loopback delay, driver input to receiver output | See Figure 22 | | 7.5 | | ns | |
| | | V _(RS) at 0 V, see Figure 21 | | 70 | 215 | | |
| t _(loop1) | Total loop delay, driver input to receiver output, recessive to dominant | $V_{(RS)}$ with 10 k Ω to ground, see Figure 21 | | 105 | 225 | ns | |
| | | $V_{(RS)}$ with 50 k Ω to ground, see Figure 21 | | 500 | 800 | | |
| | | V _(RS) at 0 V, see Figure 21 | | 70 | 215 | | |
| t _(loop2) | Total loop delay, driver input to receiver output, dominant to recessive | $V_{(RS)}$ with 10 k Ω to ground, see Figure 21 | | 105 | 225 | ns | |
| | | $V_{(RS)}$ with 50 k Ω to ground, see Figure 21 | | 500 | 800 | | |

⁽¹⁾ All typical values are at 25°C and with a 3.3-V supply.



7.10 Typical Characteristics



Typical Characteristics (continued)




Figure 7. Receiver Low-To-High Propagation Delay vs
Temperature




Figure 8. Receiver High-To-Low Propagation Delay vs
Temperature




Figure 9. Driver Low-To-High Propagation Delay vs
Temperature




Figure 10. Driver High-To-Low Propagation Delay vs
Temperature




Figure 11. Driver Output Current vs Supply Voltage



8 Parameter Measurement Information




Figure 12. Driver Voltage, Current, and Test Definition




Figure 13. Bus Logic State Voltage Definitions





Figure 14. Driver V_{OD}



- A. The input pulse is supplied by a generator having the following characteristics:
 - Pulse repetition rate (PRR) ≤ 125 kHz, 50% duty cycle
 - t_r ≤ 6 ns
 - t_f ≤ 6 ns
 - $Z_O = 50 \Omega$
- B. C_L includes fixture and instrumentation capacitance.

Figure 15. Driver Test Circuit and Voltage Waveforms

Parameter Measurement Information (continued)





Figure 16. Receiver Voltage and Current Definitions




- A. The input pulse is supplied by a generator having the following characteristics:
 - PRR ≤ 125 kHz, 50% duty cycle
 - t_r ≤ 6 ns
 - t_f ≤ 6 ns
 - $Z_O = 50 \Omega$
- B. C_L includes fixture and instrumentation capacitance.

Figure 17. Receiver Test Circuit and Voltage Waveforms

Table 1. Differential Input Voltage Threshold Test
INPUT OUTPUT


| INP | UT | OUT | PUT | MEASURED |
|-------------------|-------------------|-----|-----------------|-----------------|
| V _{CANH} | V _{CANL} | | R | V _{ID} |
| -6.1 V | -7 V | L | | 900 mV |
| 12 V | 11.1 V | L | \/ | 900 mV |
| -1 V | -7 V | L | V _{OL} | 6 V |
| 12 V | 6 V | L | | 6 V |
| -6.5 V | -7 V | Н | | 500 mV |
| 12 V | 11.5 V | Н | | 500 mV |
| -7 V | -1 V | Н | V _{OH} | 6 V |
| 6 V | 12 V | Н | | 6 V |
| Open | Open | Н | | X |



NOTE: This test is conducted to test survivability only. Data stability at the R output is not specified.

Figure 18. Test Circuit, Transient Overvoltage Test






Copyright © 2017, Texas Instruments Incorporated

NOTE: All V_I input pulses are supplied by a generator having the following characteristics:

- t_r or t_f ≤ 6 ns
- PRR = 125 kHz, 50% duty cycle

Figure 19. $T_{en(s)}$ Test Circuit and Voltage Waveforms



NOTE: All V_I input pulses are supplied by a generator having the following characteristics:

- t_r or t_f ≤ 6 ns
- PRR = 125 kHz, 50% duty cycle

Figure 20. V_{OC(pp)} Test Circuit and Voltage Waveforms





Figure 21. T_(loop) Test Circuit and Voltage Waveforms



Copyright © 2017, Texas Instruments Incorporated

Figure 22. T_(LBK) Test Circuit and Voltage Waveforms





Figure 23. I_{OS} Test Circuit and Waveforms



Application of the Input Waveform.

R1

۷_{ID}

| | | 500 |) mV | 50 Ω | 2 | 280 🖸 | 2 | |
|----|--------|-----|-----------|-------------|-----------|-----------|-----------|----------|
| | | 900 |) mV | 50 Ω | 2 | 130 🖸 | 2 | |
| | \cap | | \ | \ | \ / | γ | \bigcap | 12 V |
| VI | , , | V | \bigvee | \bigvee | \bigcup | \bigvee | | -7 V |

NOTE: All input pulses are supplied by a generator with $f \le 1.5$ MHz.

Figure 24. Common-Mode Voltage Rejection

ZHCSJ41 - DECEMBER 2018 www.ti.com.cn


Detailed Description

Overview 9.1

The SN55HVD233-SEP is used in applications employing the CAN serial communication physical layer in accordance with the ISO 11898 standard. As a CAN transceiver, the device provides transmit and receive capability between the differential CAN bus and a CAN controller, with signaling rates up to 1 Mbps.

Designed for operation in especially harsh environments, the SN55HVD233-SEP features cross-wire, overvoltage, and loss of ground protection to ±16 V, overtemperature (thermal shutdown) protection, and common-mode transient protection of ±100 V. This device operates over a wide -7-V to 12-V common mode range. This transceiver is the interface between the host CAN controller on the microprocessor. FPGA, or ASIC: and the differential CAN bus used in satellite applications.

9.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

9.3 Feature Description

9.3.1 Modes

The R_S, pin 8 of the SN55HVD233-SEP, provides for three modes of operation: high-speed, slope control, or low-power standby mode. The user selects the high-speed mode of operation by connecting pin 8 directly to ground, allowing the driver output transistors to switch on and off as fast as possible with no limitation on the rise and fall slope. The user can adjust the rise and fall slope by connecting a resistor to ground at pin 8, because the slope is proportional to the pin's output current. Slope control is implemented with a resistor value of 0 Ω to achieve a single ended slew rate of approximately 38-V/us, and up to a value of 50 k Ω to achieve approximately 4-V/µs slew rate. For more information about slope control, refer to Application and Implementation section.

The SN55HVD233-SEP enters a low-current standby (listen-only) mode during which the driver is switched off and the receiver remains active if a high logic level is applied to pin 8. The local protocol controller reverses this low-current standby mode when it needs to transmit to the bus.



Feature Description (continued)

9.3.2 Loopback

A logic high on the loopback LBK pin 5 of the SN55HVD233-SEP places the bus output and bus input in a high-impedance state. The remaining circuit remains active and available for driver-to-receiver loopback, self-diagnostic node functions without disturbing the bus. For more information on the loopback mode, refer to the *Application Information* section.

9.3.3 CAN Bus States

The CAN bus has two states during powered operation of the device: dominant and recessive. A dominant bus state is when the bus is driven differentially, corresponding to a logic low on the D and R pin. A recessive bus state is when the bus is biased to V_{CC} / 2 through the high-resistance internal input resistors R_{IN} of the receiver, corresponding to a logic high on the D and R pins (see Figure 25 and Figure 26).




Figure 25. Bus States (Physical Bit Representation)




Figure 26. Simplified Recessive Common Mode Bias and Receiver

9.3.4 ISO 11898 Compliance of SN55HVD233-SEP

9.3.4.1 Introduction

Many users value the low-power consumption of operating their CAN transceivers from a 3.3-V supply. However, some users are concerned about the interoperability with 5-V supplied transceivers on the same bus. This report analyzes this situation to address those concerns.

Feature Description (continued)

9.3.4.2 Differential Signal

CAN is a differential bus where complementary signals are sent over two wires and the voltage difference between the two wires defines the logical state of the bus. The differential CAN receiver monitors this voltage difference and outputs the bus state with a single-ended output signal.




Figure 27. Typical SN55HVD233-SEP Differential Output Voltage Waveform

The CAN driver creates the difference in voltage between CANH and CANL in the dominant state. The dominant differential output of the SN55HVD233-SEP is greater than 1.5 V and less than 3 V across a $60-\Omega$ load. The minimum required by ISO 11898 is 1.5 V and maximum is 3 V. These are the same limiting values for 5-V supplied CAN transceivers. The bus termination resistors drive the recessive bus state and not the CAN driver.

A CAN receiver is required to output a recessive state with less than 500 mV and a dominant state with more than 900-mV difference voltage on its bus inputs. The CAN receiver must do this with common-mode input voltages from -2 V to 7 V. The SN55HVD233-SEP receiver meets these same input specifications as 5-V supplied receivers.

9.3.4.2.1 Common-Mode Signal

A common-mode signal is an average voltage of the two signal wires that the differential receiver rejects. The common-mode signal comes from the CAN driver, ground noise, and coupled bus noise. The supply voltage of the CAN transceiver has nothing to do with noise. The SN55HVD233-SEP driver lowers the common-mode output in a dominant bit by a couple hundred millivolts from that of most 5-V drivers. While this does not fully comply with ISO 11898, this small variation in the driver common-mode output is rejected by differential receivers and does not effect data, signal noise margins, or error rates.

9.3.4.3 Interoperability of 3.3-V CAN in 5-V CAN Systems

The 3.3-V supplied CAN transceivers are electrically interchangeable with 5-V CAN transceivers. The differential output is the same. The recessive common mode output is the same. The dominant common mode output voltage is a couple hundred millivolts lower than 5-V supplied drivers, while the receivers exhibit identical specifications as 5-V devices.

To help ensure the widest interoperability possible, the SN55HVD233-SEP successfully passed the internationally recognized GIFT ICT conformance and interoperability testing for CAN transceivers. Electrical interoperability does not always assure interchangeability, however. Most implementers of CAN buses recognize that ISO 11898 does not sufficiently specify the electrical layer and that strict standard compliance alone does not ensure full interchangeability. Interchangeability is ensured with thorough equipment testing.



Feature Description (continued)

9.3.5 Thermal Shutdown

If the junction temperature of the device exceeds the thermal shutdown threshold, the device turns off the CAN driver circuits thus blocking the D pin to bus transmission path. The shutdown condition is cleared when the junction temperature drops below the thermal shutdown temperature of the device. The CAN bus pins are high-impedance biased to recessive level during a thermal shutdown, and the receiver-to-R pin path remains operational.

9.4 Device Functional Modes

Table 2. Driver I/O

| | DRIVER ⁽¹⁾ | | | | | | | | | |
|-----------|-----------------------|------------------------|---------|------|-----------|--|--|--|--|--|
| | INPUTS | | OUTPUTS | | | | | | | |
| D | LBK | RS | CANH | CANL | BUS STATE | | | | | |
| X | X | > 0.75 V _{CC} | Z | Z | Recessive | | | | | |
| L | L or open | < 0.22.1/ | Н | L | Dominant | | | | | |
| H or open | X | ≤ 0.33 V _{CC} | Z | Z | Recessive | | | | | |
| Х | Н | ≤ 0.33 V _{CC} | Z | Z | Recessive | | | | | |

⁽¹⁾ H = High level; L = Low level; Z = High impedance; X = Irrelevant

Table 3. Receiver I/O

| RECEIVER ⁽¹⁾ | | | | | | | | | |
|-------------------------|--|-----------|---|--|--|--|--|--|--|
| | INPUTS | | | | | | | | |
| BUS STATE | BUS STATE $V_{ID} = V_{(CANH)} - V_{(CANL)}$ D | | | | | | | | |
| Dominant | V _{ID} ≥ 0.9 V | Χ | L | | | | | | |
| Recessive | V _{ID} ≤ 0.5 V or open | H or open | Н | | | | | | |
| ? | $0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$ | H or open | ? | | | | | | |
| Dominant | V _{ID} ≥ 0.9 V | Χ | L | | | | | | |
| Recessive | V _{ID} ≤ 0.5 V or open | Н | Н | | | | | | |
| Recessive | V _{ID} ≤ 0.5 V or open | L | L | | | | | | |
| ? | $0.5 \text{ V} < \text{V}_{\text{ID}} < 0.9 \text{ V}$ | L | L | | | | | | |

⁽¹⁾ H = High level; L = Low level; Z = High impedance; X = Irrelevant; ? = Indeterminate

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information


10.1.1 Diagnostic Loopback

The diagnostic loopback or internal loopback function of the SN55HVD233-SEP is enabled with a high-level input on pin 7, LBK. This mode disables the driver output while keeping the bus pins biased to the recessive state. This mode also redirects the D data input (transmit data) through logic to the received data output (R), thus creating an internal loopback of the transmit-to-receive data path. This mimics the loopback that occurs normally with a CAN transceiver because the receiver loops back the driven output to the R (receive data) pin. This mode allows the host microprocessor to input and read back a bit sequence or CAN messages to perform diagnostic routines without disturbing the CAN bus. Figure 33 shows a typical CAN bus application.

If the LBK pin is not used, it may be tied to ground (GND). However, it is pulled low internally (defaults to a low-level input) and may be left open if not in use.




Application Information (continued)



Copyright © 2017, Texas Instruments Incorporated

Figure 28. Equivalent Input and Output Schematic Diagrams

10.2 Typical Application



Copyright © 2017, Texas Instruments Incorporated

Figure 29. Typical Application Schematic

10.2.1 Design Requirements

The High-Speed ISO 11898 Standard specifications are given for a maximum signaling rate of 1 Mbps with a bus length of 40 m and a maximum of 30 nodes. It also recommends a maximum unterminated stub length of 0.3 m. The cable is specified to be a shielded or unshielded twisted-pair with a 120- Ω characteristic impedance (ZO). The standard defines a single line of twisted-pair cable with the network topology as shown in Figure 29. It is terminated at both ends with 120- Ω resistors, which match the characteristic impedance of the line to prevent signal reflections. According to ISO 11898, placing RL on a node should be avoided because the bus lines lose termination if the node is disconnected from the bus.

10.2.2 Detailed Design Procedure

 BUS LENGTH (m)
 SIGNALING RATE (Mbps)

 40
 1

 100
 0.5

 200
 0.25

 500
 0.1

 1000
 0.05

Table 4. Suggested Cable Length vs Signaling Rate

Basically, the maximum bus length is determined by, or rather is a trade-off with the selected signaling rate as listed in Table 4.

A signaling rate decreases as transmission distance increases. While steady-state losses may become a factor at the longest transmission distances, the major factors limiting signaling rate as distance is increased are time varying. Cable bandwidth limitations, which degrade the signal transition time and introduce inter-symbol interference (ISI), are primary factors reducing the achievable signaling rate when transmission distance is increased.

For a CAN bus, the signaling rate is also determined from the total system delay – down and back between the two most distant nodes of a system and the sum of the delays into and out of the nodes on a bus with the typical 5-ns/m prop delay of a twisted-pair cable. Also, consideration must be given the signal amplitude loss due to resistance of the cable and the input resistance of the transceivers. Under strict analysis, skin effects, proximity to other circuitry, dielectric loss, and radiation loss effects all act to influence the primary line parameters and degrade the signal.

A conservative rule of thumb for bus lengths over 100 m is derived from the product of the signaling rate in Mbps and the bus length in m, which should be less than or equal to 50.

Signaling Rate (Mbps) × Bus Length (m) ≤ 50. Operation at extreme temperatures should employ additional conservatism.

10.2.2.1 Slope Control

Adjust the rise and fall slope of the SN55HVD233-SEP driver output by connecting a resistor from the RS (pin 8) to ground (GND), or to a low-level input voltage as shown in Figure 30.

The slope of the driver output signal is proportional to the pin's output current. This slope control is implemented with an external resistor value ranging from 0 Ω to achieve a \approx 38-V/ μ s single ended slew rate, and up to 50 k Ω to achieve a \approx 4-V/ μ s slew rate as displayed in Figure 31. Figure 32 shows typical driver output waveforms with slope control.





Figure 30. Slope Control/Standby Connection to a DSP

10.2.2.2 Standby

If a high-level input (> $0.75~V_{CC}$) is applied to RS (pin 8), the circuit enters a low-current, listen-only standby mode during which the driver is switched off and the receiver remains active. The local controller can reverse this low-power standby mode when the rising edge of a dominant state (bus differential voltage > 900-mV typical) occurs on the bus.

10.2.3 Application Curves



11 Power Supply Recommendations

TI recommends to have localized capacitive decoupling near device VCC pin to GND. Values of 4.7 μ F at VCC pin and 10 μ F, 1 μ F, and 0.1 μ F at supply have tested well on evaluation modules.

12 Layout

12.1 Layout Guidelines

Minimize stub length from node insertion to bus.

12.1.1 Bus Loading, Length, and Number of Nodes

The ISO11898 standard specifies up to 1-Mbps data rate, maximum bus length of 40 m, maximum drop line (stub) length of 0.3 m, and a maximum of 30 nodes. However, with careful network design, the system may have longer cables, longer stub lengths, and many more nodes to a bus. Many CAN organizations and standards have scaled the use of CAN for applications outside the original ISO11898 standard. They made system level trade-offs for data rate, cable length, and parasitic loading of the bus. Examples of some of these specifications are ARINC825, CANopen, CAN Kingdom, DeviceNet, and NMEA200.

A high number of nodes requires a transceiver with high input impedance and wide common mode range such as the SN55HVD233-SEP CAN. ISO11898-2 specifies the driver differential output with a $60-\Omega$ load (two $120-\Omega$ termination resistors in parallel), and the differential output must be greater than 1.5 V. The SN55HVD233-SEP is specified to meet the 1.5-V requirement with a $60-\Omega$ load, and additionally specified with a differential output voltage minimum of 1.2 V across a common mode range of -2 V to 7 V through a $330-\Omega$ coupling network. This network represents the bus loading of 120 SN55HVD233-SEP transceivers based on their minimum differential input resistance of 40 k Ω . Therefore, the SN55HVD233-SEP supports up to 120 transceivers on a single bus segment with margin to the 1.2-V minimum differential input voltage requirement at each node. For CAN network design, margin must be given for signal loss across the system and cabling, parasitic loadings, network imbalances, ground offsets, and signal integrity; thus, a practical maximum number of nodes may be lower. Bus length may also be extended beyond the original ISO11898 standard of 40 m by careful system design and data rate tradeoffs. For example, CANopen network design guidelines allow the network to be up to 1 km with changes in the termination resistance, cabling, less than 64 nodes, and significantly lowered data rate.

This flexibility in CAN network design is one of the key strengths of the various extensions and additional standards that have been built on the original ISO11898 CAN standard. Using this flexibility requires good network design.

12.1.2 CAN Termination

The ISO11898 standard specifies the interconnect to be a twisted pair cable (shielded or unshielded) with $120-\Omega$ characteristic impedance (Z_0). Use resistors equal to the characteristic impedance of the line to terminate both ends of the cable to prevent signal reflections. Keep unterminated drop lines (stubs) connecting nodes to the bus as short as possible to minimize signal reflections. The termination may be on the cable or in a node, but if nodes may be removed from the bus, the termination must be carefully placed so that it is not removed from the bus.

Layout Guidelines (continued)




Figure 33. Typical CAN Bus

Termination is typically a $120-\Omega$ resistor at each end of the bus. If filtering and stabilization of the common mode voltage of the bus is desired, then the user may use split termination (see Figure 34). Split termination uses two $60-\Omega$ resistors with a capacitor in the middle of these resistors to ground. Split termination improves the electromagnetic emissions behavior of the network by eliminating fluctuations in the bus common mode voltages at the start and end of message transmissions.

Take care with the power ratings of the termination resistors used, especially for the worst-case condition (if a system power supply is shorted across the termination resistance to ground). In most cases, under the worst-case condition, much higher current passes through the termination resistance than the CAN transceiver's current limit.




Figure 34. CAN Bus Termination Concepts



12.2 Layout Example




Figure 35. Board Layout Example

13 器件和文档支持

13.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

13.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

13.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

13.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。



14 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|--------------------|--------------|----------------------|---------|
| SN55HVD233MDPSEP | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 33PSEP | Samples |
| SN55HVD233MDTPSEP | ACTIVE | SOIC | D | 8 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 33PSEP | Samples |
| V62/18617-01XE | ACTIVE | SOIC | D | 8 | 250 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 33PSEP | Samples |
| V62/18617-01XE-T | ACTIVE | SOIC | D | 8 | 75 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -55 to 125 | 33PSEP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Dec-2018

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|-----------------|--------------------|---|-----|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| SN55HVD233MDTPSEP | SOIC | D | 8 | 250 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Dec-2018



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|-----|-------------|------------|-------------|
| SN55HVD233MDTPSEP | SOIC | D | 8 | 250 | 340.5 | 338.1 | 20.6 |



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司