











UCC21530-Q1

ZHCSJ20C - AUGUST 2018 - REVISED MARCH 2019

# 具有 **3.3mm** 通道到通道间距的 **UCC21530-Q1 4A、6A、5.7kV<sub>RMS</sub>** 隔离式 双通道栅极驱动器

## 1 特性

- 通用:双路低侧、双路高侧或半桥驱动器
- 宽体 SOIC-14 (DWK) 封装
- 驱动器通道之间具有 3.3mm 的间距
- 开关参数:
  - 19ns 典型传播延迟
  - 10ns 最小脉冲宽度
  - 5ns 最大延迟匹配度
  - 6ns 最大脉宽失真度
- 共模瞬态抗扰度 (CMTI) 大于 100V/ns
- 浪涌抗扰度高达 12.8kV<sub>PK</sub>
- 隔离栅寿命 > 40 年
- 4A 峰值拉电流, 6A 峰值灌电流输出
- TTL 和 CMOS 兼容输入
- 输入 VCCI 范围为 3V 至 18V
- 高达 25V 的 VDD 输出驱动电源
- 可编程的重叠和死区时间
- 抑制短于 5ns 的输入脉冲和噪声瞬态
- 工作温度范围: -40 至 +125℃
- 安全相关认证:
  - 符合 DIN V VDE V 0884-11:2017-01 标准的 8000V<sub>PK</sub> 隔离(计划)
  - 符合 UL 1577 标准且长达 1 分钟的 5.7kV<sub>RMS</sub>
     隔离
  - 获得 CSA 认证,符合 IEC 60950-1、IEC 62368-1、IEC 61010-1 和 IEC 60601-1 终端设备标准(计划)
  - 符合 GB4943.1-2011 标准的 CQC 认证(计划)
- 具有符合 AEC-Q100 标准的下列特性:
  - 器件温度 1 级
  - 器件 HBM ESD 分类等级 H2
  - 器件 CDM ESD 分类等级 C6

## 2 应用

- HEV 和 BEV 电池充电器
- 太阳能串式和中央逆变器
- 交流/直流和直流/直流充电桩
- 交流逆变器和伺服驱动器
- 交流/直流和直流/直流电力输送
- 能量存储系统

## 3 说明

UCC21530-Q1 是一款隔离式双通道栅极驱动器,具有4A 峰值拉电流和 6A 峰值灌电流。该驱动器可驱动高达 5MHz 的 IGBT 和 SiC MOSFET,具有一流的传播延迟和脉宽失真度。

输入侧通过一个 5.7kV<sub>RMS</sub> 增强型隔离层与两个输出驱动器隔离,共模瞬态抗扰度 (CMTI) 的最小值为 100V/ns。两个次级侧驱动器之间的内部功能隔离支持高达 1850V 的工作电压。

该驱动器可配置为两个低侧驱动器、两个高侧驱动器或一个死区时间 (DT) 可编程的半桥驱动器。EN 引脚拉低时会同时关闭两个输出,悬空或拉高时可使器件恢复正常运行。作为一种失效防护机制,初级侧逻辑故障会强制两个输出为低电平。

此器件接受高达 25V 的 VDD 电源电压。3V 到 18V 的 宽输入电压 VCCI 范围使得该驱动器适用于连接数字和模拟控制器。所有电源电压引脚都具有欠压锁定 (UVLO) 保护功能。


凭借上述所有高级 功能, UCC21530-Q1 可以在各种电源应用中实现高效率、高功率密度和 稳健性。

## 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸 (标称值)
UCC21530-Q1	DWK SOIC (14)	10.30mm x 7.50mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 功能方框图



A



## 目录

1	特性 1		7.6 CMTI Testing	17
2	应用 1	8	Detailed Description	18
3	说明1		8.1 Overview	18
4	修订历史记录 2		8.2 Functional Block Diagram	18
5	Pin Configuration and Functions3		8.3 Feature Description	19
6	Specifications4		8.4 Device Functional Modes	<mark>22</mark>
•	6.1 Absolute Maximum Ratings	9	Application and Implementation	24
	6.2 ESD Ratings		9.1 Application Information	24
	6.3 Recommended Operating Conditions		9.2 Typical Application	24
	6.4 Thermal Information	10	Power Supply Recommendations	34
	6.5 Power Ratings	11	Layout	35
	6.6 Insulation Specifications		11.1 Layout Guidelines	35
	6.7 Safety-Related Certifications		11.2 Layout Example	36
	6.8 Safety-Limiting Values	12	器件和文档支持	38
	6.9 Electrical Characteristics8		12.1 文档支持	38
	6.10 Switching Characteristics9		12.2 相关链接	38
	6.11 Insulation Characteristics Curves 10		12.3 接收文档更新通知	38
	6.12 Typical Characteristics		12.4 社区资源	38
7	Parameter Measurement Information 15		12.5 商标	38
	7.1 Propagation Delay and Pulse Width Distortion 15		12.6 静电放电警告	38
	7.2 Rising and Falling Time		12.7 术语表	38
	7.3 Input and Enable Response Time	13	机械、封装和可订购信息	38
	7.4 Programable Dead Time		13.1 Package Option Addendum	39
	7.5 Power-Up UVLO Delay to OUTPUT			


## 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2019年3月	С	初始发行版



## 5 Pin Configuration and Functions



#### **Pin Functions**

Р	IN	I/O <sup>(1)</sup>	DESCRIPTION
NAME	NO.	1/0(*)	DESCRIPTION
DT	6	I	<ul> <li>DT pin configuration:</li> <li>Tying DT to VCCI disables the DT feature and allows the outputs to overlap.</li> <li>Placing a resistor (R<sub>DT</sub>) between DT and GND adjusts dead time according to the equation: DT (in ns) = 10 × R<sub>DT</sub> (in kΩ). TI recommends bypassing this pin with a ceramic capacitor, 2.2 nF or greater, close to DT pin to achieve better noise immunity.</li> </ul>
EN	5	I	Enable both driver outputs if asserted high, disable the output if set low. It is recommended to tie this pin to VCCI if not used to achieve better noise immunity. Bypass using a ≈ 1-nF low ESR/ESL capacitor close to EN pin when connecting to a micro controller with distance.
GND	4	Р	Primary-side ground reference. All signals in the primary side are referenced to this ground.
INA	1	I	Input signal for A channel. INA input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
INB	2	I	Input signal for B channel. INB input has a TTL/CMOS compatible input threshold. This pin is pulled low internally if left open. It is recommended to tie this pin to ground if not used to achieve better noise immunity.
NC	7	_	No internal connection.
OUTA	15	0	Output of driver A. Connect to the gate of the A channel FET or IGBT.
OUTB	10	0	Output of driver B. Connect to the gate of the B channel FET or IGBT.
VCCI	3	Р	Primary-side supply voltage. Locally decoupled to GND using a low ESR/ESL capacitor located as close to the device as possible.
VCCI	8	Р	Primary-side supply voltage. This pin is internally shorted to pin 3.
VDDA	16	Р	Secondary-side power for driver A. Locally decoupled to VSSA using a low ESR/ESL capacitor located as close to the device as possible.
VDDB	11	Р	Secondary-side power for driver B. Locally decoupled to VSSB using low ESR/ESL capacitor located as close to the device as possible.
VSSA	14	Р	Ground for secondary-side driver A. Ground reference for secondary side A channel.
VSSB	9	Р	Ground for secondary-side driver B. Ground reference for secondary side B channel.

<sup>(1)</sup> P =Power, I= Input, O= Output



## 6 Specifications

## 6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Input bias pin supply voltage	VCCI to GND	-0.5	20	V
Driver bias supply	VDDA-VSSA, VDDB-VSSB	-0.5	30	V
Output signal valtage	OUTA to VSSA, OUTB to VSSB	-0.5	V <sub>VDDA</sub> +0.5, V <sub>VDDB</sub> +0.5	V
Output signal voltage	OUTA to VSSA, OUTB to VSSB, Transient for 200 ns	-2	V <sub>VDDA</sub> +0.5, V <sub>VDDB</sub> +0.5	V
land the simple water	INA, INB, EN, DT to GND	-0.5	V <sub>VCCI</sub> +0.5	V
Input signal voltage	INA, INB Transient for 200ns	-2	V <sub>VCCI</sub> +0.5	V
Channel to channel internal isolation voltage	VSSA-VSSB		1850	V
Junction temperature, T <sub>J</sub> <sup>(2)</sup>	•	-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 6.2 ESD Ratings

			VALUE	UNIT
	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±4000	\/	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011	±1500	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

#### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
VCCI	VCCI Input supply voltage	3	18	V
VDDA- VSSA, VDDB- VSSB	Driver output bias supply refer to Vss	14.7	25	V
T <sub>A</sub>	Ambient Temperature	-40	125	°C
$T_{J}$	Junction Temperature	-40	130	°C

<sup>(2)</sup> To maintain the recommended operating conditions for  $T_J$ , see the *Thermal Information*.



## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>		UCC21530-Q1	LIMIT
	THERMAL METRIC"	DWK-14 (SOIC)	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	68.3	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	31.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	27.6	°C/W
ΨJΤ	Junction-to-top characterization parameter	17.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	27	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

## 6.5 Power Ratings

			VALUE	UNIT
$P_D$	Power dissipation by UCC21530-Q1		1810	mW
P <sub>DI</sub>	Power dissipation by transmitter side of UCC21530-Q1	VCCI = 18 V, VDDA/B = 15 V, INA/B = 3.3 V, 3.9 MHz 50% duty cycle square wave 1-nF load	50	mW
P <sub>DA</sub> , P <sub>DB</sub>	Power dissipation by each driver side of UCC21530-Q1		880	mW



## 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT	
CLR	External clearance <sup>(1)</sup>	Shortest pin-to-pin distance through air	> 8	mm	
CPG	External creepage <sup>(1)</sup>	Shortest pin-to-pin distance across the package surface	> 8	mm	
DTI	Distance through insulation	Minimum internal gap (internal clearance) of the double insulation (2 $\times$ 10.5 $\mu$ m)	>21	μm	
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V	
	Material group	According to IEC 60664-1	I		
	Overvoltage category per	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV		
	IEC 60664-1	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	1-111		
DIN V VDE	V 0884-11 (VDE V 0884-11): 201	7-01 <sup>(2)</sup>			
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	$V_{PK}$	
$V_{IOWM}$	Maximum working isolation	AC voltage (sine wave); time dependent dielectric breakdown (TDDB), test (See 图 1)	1500	V <sub>RMS</sub>	
1011111	voltage	DC voltage	2121	$V_{DC}$	
V <sub>IOTM</sub>	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$ , t = 60 sec (qualification) $V_{TEST} = 1.2 \times V_{IOTM}$ , t = 1 s (100% production)	8000	$V_{PK}$	
V <sub>IOSM</sub>	Maximum surge isolation voltage (3)	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> = 12800 V <sub>PK</sub> (qualification)	8000	$V_{PK}$	
	Apparent charge <sup>(4)</sup>	Method a, After Input/Output safety test subgroup 2/3. $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.2 \text{ X } V_{IORM} = 2545 \text{ V}_{PK}$ , $t_m = 10s$	<5		
q <sub>od</sub>		Method a, After environmental tests subgroup 1. $V_{ini} = V_{IOTM}$ , $t_{ini} = 60s$ ; $V_{pd(m)} = 1.6 \text{ X } V_{IORM} = 3394 \text{ V}_{PK}$ , $t_m = 10s$	<5	рС	
**		Method b1; At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}; t_{ini} = 1s;$ $V_{pd(m)} = 1.875 * V_{IORM} = 3977 \ V_{PK}, t_m = 1s$	<5		
C <sub>IO</sub>	Barrier capacitance, input to output (5)	$V_{IO} = 0.4 \sin (2\pi ft), f = 1 \text{ MHz}$	1.2	pF	
		V <sub>IO</sub> = 500 V at T <sub>A</sub> = 25°C	> 10 <sup>12</sup>		
R <sub>IO</sub>	Isolation resistance, input to output (5)	V <sub>IO</sub> = 500 V at 100°C ≤ T <sub>A</sub> ≤ 125°C	> 10 <sup>11</sup>	Ω	
	σαιραι	V <sub>IO</sub> = 500 V at T <sub>S</sub> =150°C	> 10 <sup>9</sup>	7	
	Pollution degree		2		
	Climatic category		40/125/21		
UL 1577					
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = 5700 V_{RMS}$ , t = 60 sec. (qualification), $V_{TEST} = 1.2 \times V_{ISO} = 6840 V_{RMS}$ , t = 1 sec (100% production)	5700	$V_{RMS}$	

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

<sup>(2)</sup> This coupler is suitable for safe electrical insulation only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.

<sup>(3)</sup> Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.

<sup>(4)</sup> Apparent charge is electrical discharge caused by a partial discharge (pd).

<sup>(5)</sup> All pins on each side of the barrier tied together creating a two-pin device.



## 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC
Plan to certify according to DIN V VDE V 0884- 11:2017-01 and DIN EN 60950-1 (VDE 0805 Tiel 1):2014-08	Plan to certify according to IEC 60950-1, IEC 62368-1, IEC 61010-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Plan to certify according to GB 4943.1-2011
		Single protection, 5700 V <sub>RMS</sub>	
Certification number: TBD	Master contract number: TBD	File number: E181974	Certificate number: TBD

## 6.8 Safety-Limiting Values

Safety limiting intends to prevent potential damage to the isolation barrier upon failure of input or output circuitry. A failure of the I/O can allow low resistance to ground or the supply and, without current limiting, dissipate sufficient power to overheat the die and damage the isolation barrier potentially leading to secondary system failures.

	PARAMETER	TEST CONDITIONS	SIDE	MIN	TYP	MAX	UNIT
I <sub>S</sub>	Safety output supply	$R_{\theta JA} = 68.3^{\circ}C/W$ , VDDA/B = 15 V, $T_A = 25^{\circ}C$ , $T_J = 150^{\circ}C$ See $\ 2$	DRIVER A, DRIVER B			58	mA
	current	$R_{\theta JA} = 68.3^{\circ}C/W$ , VDDA/B = 25 V, $T_A = 25^{\circ}C$ , $T_J = 150^{\circ}C$ See $\ 2$	DRIVER A, DRIVER B			35	mA
			INPUT			50	
_	Cafate accomples masses	$R_{\theta JA} = 68.3^{\circ}C/W, T_A = 25^{\circ}C, T_J = 150^{\circ}C$	DRIVER A			880	\^/
P <sub>S</sub>	Safety supply power	See 图 3	DRIVER B			880	mW
			TOTAL			1810	
T <sub>S</sub>	Safety temperature <sup>(1)</sup>					150	°C

<sup>(1)</sup> The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The I<sub>S</sub> and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of I<sub>S</sub> and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance,  $R_{\theta,JA}$ , in the *Thermal Information* table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{\theta JA} \times P$ , where P is the power dissipated in the device.

 $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$ , where  $T_{J(max)}$  is the maximum allowed junction temperature.

 $P_S = I_S \times V_I$ , where  $V_I$  is the maximum input voltage.



## 6.9 Electrical Characteristics

 $V_{VCCI} = 3.3 \text{ V or 5 V, 0.1-}\mu\text{F capacitor from VCCI to GND, } \\ V_{VDDA} = V_{VDDB} = 15\text{V, 1-}\mu\text{F capacitor from VDDA and VDDB to VSSA and VSSB, DT pin tied to VCCI, } \\ C_L = 0 \text{ pF, } \\ T_A = -40^{\circ}\text{C to +125^{\circ}\text{C, (unless otherwise noted)}} \\$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CUP	RRENTS				·	
I <sub>VCCI</sub>	VCCI quiescent current	V <sub>INA</sub> = 0 V, V <sub>INB</sub> = 0 V		1.5	2.0	mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB quiescent current	V <sub>INA</sub> = 0 V, V <sub>INB</sub> = 0 V		1.0	1.8	mA
I <sub>VCCI</sub>	VCCI per operating current	(f = 500 kHz) current per channel		2.0		mA
I <sub>VDDA</sub> , I <sub>VDDB</sub>	VDDA and VDDB operating current	(f = 500 kHz) current per channel, $C_{OUT}$ = 100 pF, $V_{VDDA}$ , $V_{VDDB}$ = 15 V		3.0		mA
VCCI TO GNI	UNDERVOLTAGE THRESHOLDS				·	
V <sub>VCCI_ON</sub>	UVLO Rising threshold		2.55	2.7	2.85	V
V <sub>VCCI_OFF</sub>	UVLO Falling threshold		2.35	2.5	2.65	V
V <sub>VCCI_HYS</sub>	UVLO Threshold hysteresis			0.2		V
VDD TO VSS	UNDERVOLTAGE THRESHOLDS					
V <sub>VDDA_ON</sub> , V <sub>VDDB_ON</sub>	UVLO Rising threshold		12.5	13.5	14.5	V
V <sub>VDDA_OFF</sub> , V <sub>VDDB_OFF</sub>	UVLO Falling threshold		11.5	12.5	13.5	V
V <sub>VDDA_HYS</sub> , V <sub>VDDB_HYS</sub>	UVLO Threshold hysteresis			1.0		V
INA and INB						
V <sub>INAH</sub> , V <sub>INBH</sub>	Input high threshold voltage		1.6	1.8	2	V
V <sub>INAL</sub> , V <sub>INBL</sub>	Input low threshold voltage		8.0	1	1.2	V
V <sub>INA_HYS</sub> , V <sub>INB_HYS</sub>	Input threshold hysteresis			0.8		V
$V_{INA}, V_{INB}$	Negative transient, ref to GND, 50 ns pulse	Not production tested, bench test only	-5			V
EN THRESHO	OLDS				·	
V <sub>ENH</sub>	Enable high voltage		2.0			V
V <sub>ENL</sub>	Enable low voltage				0.8	V



## **Electrical Characteristics (continued)**

 $V_{VCCI} = 3.3 \text{ V or 5 V, 0.1-}\mu\text{F capacitor from VCCI to GND, } \\ V_{VDDA} = V_{VDDB} = 15\text{V, 1-}\mu\text{F capacitor from VDDA and VDDB to VSSA and VSSB, DT pin tied to VCCI, } \\ C_L = 0 \text{ pF, } \\ T_A = -40^{\circ}\text{C to +125^{\circ}\text{C, (unless otherwise noted)}} \\$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
				•	
Peak output source current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		4		Α
Peak output sink current	$C_{VDD}$ = 10 $\mu$ F, $C_{LOAD}$ = 0.18 $\mu$ F, f = 1 kHz, bench measurement		6		А
Output resistance at high state	I <sub>OUT</sub> = -10 mA, T <sub>A</sub> = 25°C, R <sub>OHA</sub> , R <sub>OHB</sub> do not represent drive pull- up performance. See t <sub>RISE</sub> in <i>Switching Characteristics</i> and <i>Output Stage</i> for details.		5		Ω
Output resistance at low state	I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		0.55		Ω
Output voltage at high state	$V_{VDDA}$ , $V_{VDDB}$ = 15 V, $I_{OUT}$ = -10 mA, $T_A$ = 25°C		14.95		V
Output voltage at low state	V <sub>VDDA</sub> , V <sub>VDDB</sub> = 15 V, I <sub>OUT</sub> = 10 mA, T <sub>A</sub> = 25°C		5.5		mV
AND OVERLAP PROGRAMMING				•	
	DT pin tied to VCCI	Overlap determined by INA INB		<b>I</b> B	-
	$R_{DT} = 20 \text{ k}\Omega$	160	200	240	ns
	Peak output source current  Peak output sink current  Output resistance at high state  Output resistance at low state  Output voltage at high state  Output voltage at low state	Peak output source current	Peak output source current $ \begin{array}{ll} C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ \\ C_{VDD} = 10 \ \mu\text{A}, \ T_A = 25^{\circ}\text{C}, \ R_{OHA}, \ R_{OHB}, \ do not represent drive pull-up performance. See t_{RISE} in Switching \ Characteristics and Output \ Stage for details.  Output Stage for details.  Output voltage at low state   \begin{array}{c} V_{VDDA}, \ V_{VDDB} = 15 \ \text{V}, \ I_{OUT} = -10 \\ m\text{A}, \ T_A = 25^{\circ}\text{C} \\ \end{array}  Output voltage at low state   \begin{array}{c} V_{VDDA}, \ V_{VDDB} = 15 \ \text{V}, \ I_{OUT} = 10 \\ m\text{A}, \ T_A = 25^{\circ}\text{C} \\ \end{array}  IND OVERLAP PROGRAMMING$	Peak output source current $ \begin{array}{c} C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDD} = 10 \ \mu\text{F}, \ C_{LOAD} = 0.18 \ \mu\text{F}, \ f\\ = 1 \ \text{kHz}, \ \text{bench measurement} \\ C_{VDDA}, \ T_A = 25^{\circ}C, \ R_{OHA}, \ R_{OHB}, \ R_{OH$	Peak output source current $ \begin{array}{cccccccccccccccccccccccccccccccccc$


## 6.10 Switching Characteristics


 $V_{VCCI}$  = 3.3 V or 5 V, 0.1- $\mu$ F capacitor from VCCI to GND,  $V_{VDDA}$  =  $V_{VDDB}$  = 15V, 1- $\mu$ F capacitor from VDDA and VDDB to VSSA and VSSB,  $T_A$  = -40°C to +125°C, (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t <sub>RISE</sub>	Output rise time, 20% to 80% measured points	C <sub>OUT</sub> = 1.8 nF		6	16	ns	
t <sub>FALL</sub>	Output fall time, 90% to 10% measured points	C <sub>OUT</sub> = 1.8 nF		7	12	ns	
t <sub>PWmin</sub>	Minimum pulse width	Output off for less than minimum, $C_{OUT} = 0 \text{ pF}$			20	ns	
t <sub>PDHL</sub>	Propagation delay from INx to OUTx falling edges		14	19	30	ns	
t <sub>PDLH</sub>	Propagation delay from INx to OUTx rising edges		14	19	30	ns	
t <sub>PWD</sub>	Pulse width distortion  t <sub>PDLH</sub> - t <sub>PDHL</sub>				6	ns	
t <sub>DM</sub>	Propagation delays matching between VOUTA, VOUTB	f = 100 kHz			5	ns	
t <sub>VCCI+ to</sub>	VCCI Power-up Delay Time: UVLO Rise to OUTA, OUTB, See 图 31	INA or INB tied to VCCI		40			
t <sub>VDD+ to</sub> OUT	VDDA, VDDB Power-up Delay Time: UVLO Rise to OUTA, OUTB See   ☑ 32	INA or INB tied to VCCI	50			μs	
CM <sub>H</sub>	High-level common-mode transient immunity (See <i>CMTI Testing</i> )	Slew rate of GND vs. VSSA/B, INA and INB both are tied to GND or VCCI; V <sub>CM</sub> =1500 V;	100			V/ns	
CM <sub>L</sub>	Low-level common-mode transient immunity (See CMTI Testing)	Slew rate of GND vs. VSSA/B, INA and INB both are tied to GND or VCCI; V <sub>CM</sub> =1500 V;	100		V/110		



#### 6.11 Insulation Characteristics Curves











图 3. Thermal Derating Curve for Safety-Related Limiting Power




## 6.12 Typical Characteristics




## TEXAS INSTRUMENTS

## Typical Characteristics (接下页)






## Typical Characteristics (接下页)





## Typical Characteristics (接下页)





#### 7 Parameter Measurement Information

#### 7.1 Propagation Delay and Pulse Width Distortion

 $\boxtimes$  27 shows how one calculates pulse width distortion ( $t_{PWD}$ ) and delay matching ( $t_{DM}$ ) from the propagation delays of channels A and B. It can be measured by ensuring that both inputs are in phase and disabling the dead time function by shorting the DT Pin to VCC.




图 27. Overlapping Inputs, Dead Time Disabled

## 7.2 Rising and Falling Time

 $\boxtimes$  28 shows the criteria for measuring rising (t<sub>RISE</sub>) and falling (t<sub>FALL</sub>) times. For more information on how short rising and falling times are achieved see *Output Stage*.




图 28. Rising and Falling Time Criteria

## 7.3 Input and Enable Response Time

图 29 shows the response time of the enable function. For more information, see *Enable Pin*.




图 29. Enable Pin Timing



#### 7.4 Programable Dead Time

Tying DT to VCCI disables DT feature and allows the outputs to overlap. Placing a resistor ( $R_{DT}$ ) between DT pin and GND can adjust the dead time. For more details on dead time, refer to *Programmable Dead Time (DT) Pin*.





图 30. Dead-Time Switching Parameters

## 7.5 Power-Up UVLO Delay to OUTPUT

Whenever the supply voltage VCCI crosses from below the falling threshold  $V_{VCCI\_OFF}$  to above the rising threshold  $V_{VCCI\_ON}$ , and whenever the supply voltage VDDx crosses from below the falling threshold  $V_{VDDx\_OFF}$  to above the rising threshold  $V_{VDDx\_ON}$ , there is a delay before the outputs begin responding to the inputs. For VCCI UVLO this delay is defined as  $t_{VCCI+ to OUT}$ , and is typically 40  $\mu$ s. For VDDx UVLO this delay is defined as  $t_{VDD+ to OUT}$ , and is typically 50  $\mu$ s. TI recommends allowing some margin before driving input signals, to ensure the driver VCCI and VDD bias supplies are fully activated. 8 31 and 8 32 show the power-up UVLO delay timing diagram for VCCI and VDD.


Whenever the supply voltage VCCI crosses below the falling threshold  $V_{VCCI\_OFF}$ , or VDDx crosses below the falling threshold  $V_{VDDx\_OFF}$ , the outputs stop responding to the inputs and are held low within 1  $\mu$ s. This asymmetric delay is designed to ensure safe operation during VCCI or VDDx brownouts.





## 7.6 CMTI Testing

🛮 33 is a simplified diagram of the CMTI testing configuration.



Copyright © 2018, Texas Instruments Incorporated

图 33. Simplified CMTI Testing Setup




## 8 Detailed Description

#### 8.1 Overview

In order to switch power transistors rapidly and reduce switching power losses, high-current gate drivers are often placed between the output of control devices and the gates of power transistors. There are several instances where controllers are not capable of delivering sufficient current to drive the gates of power transistors. This is especially the case with digital controllers, since the input signal from the digital controller is often a 3.3-V logic signal capable of only delivering a few mA.

The UCC21530-Q1 is a flexible dual gate driver which can be configured to fit a variety of power supply and motor drive topologies, as well as drive several types of transistors, including SiC MOSFETs. UCC21530-Q1 has many features that allow it to integrate well with control circuitry and protect the transistors it drives such as: resistor-programmable dead time (DT) control, an EN pin, and under voltage lock out (UVLO) for both input and output voltages. The UCC21530-Q1 also holds its outputs low when the inputs are left open or when the input pulse is not wide enough. The driver inputs are CMOS and TTL compatible for interfacing to digital and analog power controllers alike. Each channel is controlled by its respective input pins (INA and INB), allowing full and independent control of each of the outputs.

## 8.2 Functional Block Diagram



copylight @ 2010, Texas mist differts mcorporated



#### 8.3 Feature Description

#### 8.3.1 VDD, VCCI, and Under Voltage Lock Out (UVLO)

The UCC21530-Q1 has an internal under voltage lock out (UVLO) protection feature on the supply circuit blocks between the VDD and VSS pins for both outputs. When the VDD bias voltage is lower than  $V_{VDD\_ON}$  at device start-up or lower than  $V_{VDD\_OFF}$  after start-up, the VDD UVLO feature holds the effected output low, regardless of the status of the input pins (INA and INB).

When the output stages of the driver are in an unbiased or UVLO condition, the driver outputs are held low by an active clamp circuit that limits the voltage rise on the driver outputs (Illustrated in 8 34). In this condition, the upper PMOS is resistively held off by  $R_{Hi-Z}$  while the lower NMOS gate is tied to the driver output through  $R_{CLAMP}$ . In this configuration, the output is effectively clamped to the threshold voltage of the lower NMOS device, typically less than 1.5V, when no bias power is available.




图 34. Simplified Representation of Active Pull Down Feature

The VDD UVLO protection has a hysteresis feature ( $V_{VDD\_HYS}$ ). This hysteresis prevents chatter when there is ground noise from the power supply. Also this allows the device to accept small drops in bias voltage, which is bound to happen when the device starts switching and operating current consumption increases suddenly.

The input side of the UCC21530-Q1 also has an internal under voltage lock out (UVLO) protection feature. The device isn't active unless the voltage, VCCI, is going to exceed  $V_{VCCI\_ON}$  on start up. The signal will cease to be delivered once the pin receives a voltage less than  $V_{VCCI\_OFF}$ . In the same way as the VDD UVLO, there is hysteresis ( $V_{VCCI\_HYS}$ ) to ensure stable operation.

UCC21530-Q1 can withstand an absolute maximum of 30 V for VDD, and 20 V for VCCI.

CONDITION	INPUTS		OUTPUTS	
	INA	INB	OUTA	OUTB
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_ON</sub> during device start up	L	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	L	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	Н	Н	L	L
VCCI-GND < V <sub>VCCI_OFF</sub> after device start up	L	L	L	L

表 1. UCC21530-Q1 VCCI UVLO Feature Logic

#### 表 2. UCC21530-Q1 VDD UVLO Feature Logic

CONDITION	INPUT: INx	OUTPUT: OUTx
VDDx-VSSx < V <sub>VDD_ON</sub> during device start up	L	L
VDDx-VSSx < V <sub>VDD_ON</sub> during device start up	Н	L



#### 表 2. UCC21530-Q1 VDD UVLO Feature Logic (接下页)

CONDITION	INPUT: INx	OUTPUT: OUTx
VDDx-VSSx < V <sub>VDD_OFF</sub> after device start up	L	L
VDDx-VSSx < V <sub>VDD_OFF</sub> after device start up	Н	L

#### 8.3.2 Input and Output Logic Table

Assume VCCI, VDDA, VDDB are powered up. See *VDD, VCCI, and Under Voltage Lock Out (UVLO)* for more information on UVLO operation modes.

表 3. INPUT/OUTPUT Logic Table (1)

INPUTS		EN	OUTPUTS		NOTE	
INA	INB	EN	OUTA	OUTB	NOTE	
L	L	H or Left Open	L	L		
L	Н	H or Left Open	L	Н	If Dead Time function is used, output transitions occur after the dead time expires. See Programmable Dead Time (DT) Pin	
Н	L	H or Left Open	Н	L	dodd tillio oxpiros. God i rogidillinasio Bodd Tillio (B1) i lli	
Н	Н	H or Left Open	L	L	DT is left open or programmed with R <sub>DT</sub>	
Н	Н	H or Left Open	Н	Н	DT pin pulled to VCCI	
Left Open	Left Open	H or Left Open	L	L	-	
X	Х	L	L	L	Bypass using a $\geq$ 1-nF low ESR/ESL capacitor close to EN pin when connecting to a $\mu$ C with distance	

<sup>(1) &</sup>quot;X" means L, H or left open.

#### 8.3.3 Input Stage

The input signal pins (INA and INB) of UCC21530-Q1 are based on a TTL and CMOS compatible input-threshold logic that is totally isolated from the VDD supply voltage. The input pins are easy to drive with logic-level control signals (Such as those from 3.3-V micro-controllers), since UCC21530-Q1 has a typical high threshold ( $V_{INA/BH}$ ) of 1.8 V and a typical low threshold of 1 V, which vary little with temperature (see 20, 21). A wide hysterisis ( $V_{INA/B_-HYS}$ ) of 0.8 V makes for good noise immunity and stable operation. If any of the inputs are ever left open, internal pull-down resistors force the pin low. These resistors are typically 200 k $\Omega$  (See *Functional Block Diagram*). However, it is still recommended to ground an input if it is not being used.

Since the input side of UCC21530-Q1 is isolated from the output drivers, the input signal amplitude can be larger or smaller than VDD, provided that it doesn't exceed the recommended limit. This allows greater flexibility when integrating with control signal sources, and allows the user to choose the most efficient VDD for their chosen gate. That said, the amplitude of any signal applied to INA or INB must *never* be at a voltage higher than VCCI.



#### 8.3.4 Output Stage

The UCC21530-Q1's output stages features a pull-up structure which delivers the highest peak-source current when it is most needed, during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-channel MOSFET and an additional *Pull-Up* N-channel MOSFET in parallel. The function of the N-channel MOSFET is to provide a brief boost in the peak-sourcing current, enabling fast turn on. This is accomplished by briefly turning on the N-channel MOSFET during a narrow instant when the output is changing states from low to high. The onresistance of this N-channel MOSFET ( $R_{\rm NMOS}$ ) is approximately 1.47  $\Omega$  when activated.

The  $R_{OH}$  parameter is a DC measurement and it is representative of the on-resistance of the P-channel device only. This is because the *Pull-Up* N-channel device is held in the off state in DC condition and is turned on only for a brief instant when the output is changing states from low to high. Therefore the effective resistance of the UCC21530-Q1 pull-up stage during this brief turn-on phase is much lower than what is represented by the  $R_{OH}$  parameter.

The pull-down structure in UCC21530-Q1 is simply composed of an N-channel MOSFET. The R<sub>OL</sub> parameter, which is also a DC measurement, is representative of the impedance of the pull-down state in the device. Both outputs of the UCC21530-Q1 are capable of delivering 4-A peak source and 6-A peak sink current pulses. The output voltage swings between VDD and VSS provides rail-to-rail operation, thanks to the MOS-out stage which delivers very low drop-out.




图 35. Output Stage

#### 8.3.5 Diode Structure in UCC21530-Q1

☑ 36 illustrates the multiple diodes involved in the ESD protection components of the UCC21530-Q1. This provides a pictorial representation of the absolute maximum rating for the device.




图 36. ESD Structure

#### 8.4 Device Functional Modes

#### 8.4.1 Enable Pin

Setting the EN pin low, i.e.  $V_{EN} \le 0.8V$ , shuts down both outputs simultaneously. Pull the EN pin high (or left open), i.e.  $V_{EN} \ge 2.0V$ , allows UCC21530-Q1 to operate normally. The EN pin is quite responsive, as far as propagation delay and other switching parameters are concerned, the delay between EN are OUTA and OUTB is about 40ns. The EN pin is only functional (and necessary) when VCCI stays above the UVLO threshold. It is highly recommended to tie EN to VCCI directly to achieve better noise immunity.

#### 8.4.2 Programmable Dead Time (DT) Pin

UCC21530-Q1 allows the user to adjust dead time (DT) in the following ways:

#### 8.4.2.1 DT Pin Tied to VCC

Outputs completely match inputs, so no minimum dead time is asserted. This allows outputs to overlap. It is recommended to connect this pin to VCCI directly if it is not used to achieve better noise immunity.

#### 8.4.2.2 DT Pin Connected to a Programming Resistor between DT and GND Pins

Program  $t_{DT}$  by placing a resistor,  $R_{DT}$ , between the DT pin and GND. TI recommends bypassing this pin with a ceramic capacitor, 2.2 nF or greater, close to DT pin to achieve better noise immunity. The appropriate  $R_{DT}$  value can be determined from:

$$t_{DT} \approx 10 \times R_{DT}$$

where

- t<sub>DT</sub> is the programmed dead time, in nanoseconds.
- R<sub>DT</sub> is the value of resistance between DT pin and GND, in kilo-ohms.

(1)



## Device Functional Modes (接下页)

The steady state voltage at the DT pin is about 0.8 V.  $R_{DT}$  programs a small current at this pin, which sets the dead time. As the value of  $R_{DT}$  increases, the current sourced by the DT pin decreases. The DT pin current will be less than 10  $\mu$ A when  $R_{DT}$  = 100  $k\Omega$ . For larger values of  $R_{DT}$ , TI recommends placing  $R_{DT}$  and a ceramic capacitor, 2.2 nF or greater, as close to the DT pin as possible to achieve greater noise immunity and better dead time matching between both channels.

The falling edge of an input signal initiates the programmed dead time for the other signal. The programmed dead time is the minimum enforced duration in which both outputs are held low by the driver. The outputs may also be held low for a duration greater than the programmed dead time, if the INA and INB signals include a dead time duration greater than the programmed minimum. If both inputs are high simultaneously, both outputs will immediately be set low. This feature is used to prevent shoot-through in half-bridge applications, and it does not affect the programmed dead time setting for normal operation. Various driver dead time logic operating conditions are illustrated and explained in 8 37.




图 37. Input and Output Logic Relationship With Input Signals

**Condition A:** INB goes low, INA goes high. INB sets OUTB low immediately and assigns the programmed dead time to OUTA. OUTA is allowed to go high after the programmed dead time.

**Condition B:** INB goes high, INA goes low. Now INA sets OUTA low immediately and assigns the programmed dead time to OUTB. OUTB is allowed to go high after the programmed dead time.

**Condition C:** INB goes low, INA is still low. INB sets OUTB low immediately and assigns the programmed dead time for OUTA. In this case, the input signal's *own* dead time is longer than the programmed dead time. Thus, when INA goes high, it immediately sets OUTA high.

**Condition D:** INA goes low, INB is still low. INA sets OUTA low immediately and assigns the programmed dead time to OUTB. INB's *own* dead time is longer than the programmed dead time. Thus, when INB goes high, it immediately sets OUTB high.

**Condition E:** INA goes high, while INB and OUTB are still high. To avoid overshoot, INA immediately pulls OUTB low and keeps OUTA low. After some time OUTB goes low and assigns the programmed dead time to OUTA. OUTB is already low. After the programmed dead time, OUTA is allowed to go high.

**Condition F:** INB goes high, while INA and OUTA are still high. To avoid overshoot, INB immediately pulls OUTA low and keeps OUTB low. After some time OUTA goes low and assigns the programmed dead time to OUTB. OUTA is already low. After the programmed dead time, OUTB is allowed to go high.



## 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The UCC21530-Q1 effectively combines both isolation and buffer-drive functions. The flexible, universal capability of the UCC21530-Q1 (with up to 18-V VCCI and 25-V VDDA/VDDB) allows the device to be used as a low-side, high-side, high-side/low-side or half-bridge driver for MOSFETs, IGBTs or SiC MOSFETs. With integrated components, advanced protection features (UVLO, dead time, and enable) and optimized switching performance; the UCC21530-Q1 enables designers to build smaller, more robust designs for enterprise, telecom, automotive, and industrial applications with a faster time to market.

## 9.2 Typical Application

The circuit in  $\boxed{8}$  38 shows a reference design with UCC21530-Q1 driving a typical half-bridge configuration which could be used in several popular power converter topologies such as synchronous buck, synchronous boost, half-bridge/full bridge isolated topologies, and 3-phase motor drive applications. This circuit uses two supplies (or single-input-double-output power supply). Power supply  $V_{A+}$  determines the positive drive output voltage and  $V_{A-}$  determines the negative turn-off voltage. The configuration for channel B is the same as channel A.

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. This solution has two separate power supplies for each driver channel, so it provides flexibility when setting the positive and negative rail voltages.




图 38. Typical Application Schematic with Dual Power Supplies



## Typical Application (接下页)

#### 9.2.1 Design Requirements

表 4 lists reference design parameters for the example application: UCC21530-Q1 driving 1000-V SiC-MOSFETs in a high side-low side configuration.

12 4. 00021330-41 Design Requirements					
PARAMETER	VALUE	UNITS			
Power transistor	C3M0065100K	_			
VCC	5.0	V			
VDD	15	V			
VSS	-4	V			
R <sub>ON</sub>	2.2	Ω			
R <sub>OFF</sub>	0	Ω			
Input signal amplitude	3.3	V			
Switching frequency (f <sub>s</sub> )	100	kHz			

表 4. UCC21530-Q1 Design Requirements

#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Designing INA/INB Input Filter

DC link voltage

It is recommended that users avoid shaping the signals to the gate driver in an attempt to slow down (or delay) the signal at the output. However, a small input  $R_{\text{IN}}$ - $C_{\text{IN}}$  filter can be used to filter out the ringing introduced by non-ideal layout or long PCB traces.

Such a filter should use an  $R_{IN}$  in the range of 0  $\Omega$  to 100  $\Omega$  and a  $C_{IN}$  between 10 pF and 100 pF. In the example, an  $R_{IN}$  = 51  $\Omega$  and a  $C_{IN}$  = 33 pF are selected, with a corner frequency of approximately 100 MHz.

When selecting these components, it is important to pay attention to the trade-off between good noise immunity and propagation delay.

#### 9.2.2.2 Select Dead Time Resistor and Capacitor

From  $\Delta \pm 1$ , a 10-k $\Omega$  resistor is selected to set the dead time to 100 ns. A 2.2-nF capacitor is placed in parallel close to the DT pin to improve noise immunity.

#### 9.2.2.3 Gate Driver Output Resistor

The external gate driver resistors, R<sub>ON</sub>/R<sub>OFF</sub>, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances.
- 2. Limit ringing caused by high voltage/current switching dv/dt, di/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, i.e. peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI).

As mentioned in *Output Stage*, the UCC21530-Q1 has a pull-up structure with a P-channel MOSFET and an additional *pull-up* N-channel MOSFET in parallel. The combined peak source current is 4 A. Therefore, the peak source current can be predicted with:

$$I_{O+} = min \left(4A, \frac{V_{DD} - V_{SS}}{R_{NMOS} \parallel R_{OH} + R_{ON} + R_{GFET\_Int}}\right)$$

#### where

- $R_{ON}$ : External turn-on resistance,  $R_{ON}$ =2.2  $\Omega$  in this example;
- R<sub>GFET\_INT</sub>: Power transistor internal gate resistance, found in the power transistor datasheet.
- I<sub>O+</sub> = Peak source current The minimum value between 4 A, the gate driver peak source current, and the
  calculated value based on the gate drive loop resistance.

(2)



In this example:

$$I_{O+} = \frac{V_{DD} - V_{SS}}{R_{NMOS} || R_{OH} + R_{ON} + R_{GFET\_Int}} = \frac{15V - (-4V)}{1.47\Omega || 5\Omega + 2.2\Omega + 4.7\Omega} \approx 2.4A$$
(3)

Therefore, the driver peak source current is 2.4 A for each channel. Similarly, the peak sink current can be calculated with:

$$I_{O-} = min \left( 6A, \frac{V_{DD} - V_{SS} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} \right)$$

where

- R<sub>OFF</sub>: External turn-off resistance, R<sub>OFF</sub>=0 in this example;
- V<sub>GDF</sub>: The anti-parallel diode forward voltage drop which is in series with R<sub>OFF</sub>. The diode in this example is an MSS1P4.
- I<sub>O</sub>: Peak sink current the minimum value between 6 A, the gate driver peak sink current, and the calculated value based on the gate drive loop resistance.

In this example,

$$I_{O-} = \frac{V_{DD} - V_{SS} - V_{GDF}}{R_{OL} + R_{OFF} || R_{ON} + R_{GFET\_Int}} = \frac{15V - (-4V) - 0.75V}{0.55\Omega + 0\Omega + 4.7\Omega} \approx 3.5A$$
(5)

Therefore, the driver peak sink current is 3.5 A for each channel.

Importantly, the estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate driver loop can slow down the peak gate drive current and introduce overshoot and undershoot. Therefore, it is strongly recommended that the gate driver loop should be minimized. On the other hand, the peak source/sink current is dominated by loop parasitics when the load capacitance ( $C_{ISS}$ ) of the power transistor is very small (typically less than 1 nF), because the rising and falling time is too small and close to the parasitic ringing period.

#### 9.2.2.4 Estimate Gate Driver Power Loss

The total loss,  $P_G$ , in the gate driver subsystem includes the power losses of the UCC21530-Q1 ( $P_{GD}$ ) and the power losses in the peripheral circuitry, such as the external gate drive resistor. Bootstrap diode loss is not included in  $P_G$  and not discussed in this section.

P<sub>GD</sub> is the key power loss which determines the thermal safety-related limits of the UCC21530-Q1, and it can be estimated by calculating losses from several components.

The first component is the static power loss,  $P_{GDQ}$ , which includes quiescent power loss on the driver as well as driver self-power consumption when operating with a certain switching frequency.  $P_{GDQ}$  is measured on the bench with no load connected to OUTA and OUTB at a given VCCI, VDDA/VDDB, switching frequency and ambient temperature.  $\boxed{8}$  4 shows the per output channel current consumption vs. operating frequency with no load. In this example,  $V_{VCCI}$  = 5 V and  $V_{VDD}$ - $V_{VSS}$  = 19 V. The current on each power supply, with INA/INB switching from 0 V to 3.3 V at 100 kHz is measured to be  $I_{VCCI} \approx 2.5$  mA, and  $I_{VDDA} = I_{VDDB} \approx 1.5$  mA. Therefore, the  $P_{GDQ}$  can be calculated with

$$P_{\text{GDQ}} = V_{\text{VCCI}} \times I_{\text{VCCI}} + (V_{\text{VDDA}} - V_{\text{VSSA}}) \times I_{\text{DDA}} + (V_{\text{VDDB}} - V_{\text{VSSB}}) \times I_{\text{DDB}} \approx 70 \text{mW}$$
(6)

The second component is switching operation loss,  $P_{GDO}$ , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Total dynamic loss due to load switching,  $P_{GSW}$ , can be estimated with

$$P_{GSW} = 2 \times (V_{DD} - V_{SS}) \times Q_{G} \times f_{SW}$$

where

Q<sub>G</sub> is the gate charge of the power transistor.

If a split rail is used to turn on and turn off, then VDD is going to be equal to difference between the positive rail to the negative rail.



So, for this example application:

$$P_{GSW} = 2 \times 19V \times 35nC \times 100kHz = 133mW$$
(8

 $Q_G$  represents the total gate charge of the power transistor switching 600 V at 20 A, and is subject to change with different testing conditions. The UCC21530-Q1 gate driver loss on the output stage,  $P_{GDO}$ , is part of  $P_{GSW}$ .  $P_{GDO}$  will be equal to  $P_{GSW}$  if the external gate driver resistances are zero, and all the gate driver loss is dissipated inside the UCC21530-Q1. If there are external turn-on and turn-off resistances, the total loss will be distributed between the gate driver pull-up/down resistances and external gate resistances. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 4 A/6 A, however, it will be non-linear if the source/sink current is saturated. Therefore,  $P_{GDO}$  is different in these two scenarios.

#### Case 1 - Linear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = P_{\text{GSW}} \times \left( \frac{R_{\text{OH}} \parallel R_{\text{NMOS}}}{R_{\text{OH}} \parallel R_{\text{NMOS}} + R_{\text{ON}} + R_{\text{GFET\_Int}}} + \frac{R_{\text{OL}}}{R_{\text{OL}} + R_{\text{OFF}} \parallel R_{\text{ON}} + R_{\text{GFET\_Int}}} \right)$$
(9)

In this design example, all the predicted source/sink currents are less than 4 A/6 A, therefore, the UCC21530-Q1 gate driver loss can be estimated with:

$$P_{\text{GDO}} = 133 \text{mW} \times \left( \frac{5\Omega || 1.47\Omega}{5\Omega || 1.47\Omega + 2.2\Omega + 4.7\Omega} + \frac{0.55\Omega}{0.55\Omega + 0\Omega + 4.7\Omega} \right) \approx 33 \text{mW}$$
(10)

#### Case 2 - Nonlinear Pull-Up/Down Resistor:

$$P_{\text{GDO}} = 2 \times f_{\text{SW}} \times \left[ 4A \times \int\limits_{0}^{T_{R\_Sys}} \left( V_{\text{DD}} - V_{\text{OUTA/B}}\left(t\right) \right) dt + 6A \times \int\limits_{0}^{T_{F\_Sys}} \left( V_{\text{OUTA/B}}\left(t\right) - V_{\text{SS}} \right) dt \right]$$

where

V<sub>OUTA/B</sub>(t) is the gate driver OUTA and OUTB pin voltage during the turn on and off transient, and it can be simplified that a constant current source (4 A at turn-on and 6 A at turn-off) is charging/discharging a load capacitor. Then, the V<sub>OUTA/B</sub>(t) waveform will be linear and the T<sub>R Svs</sub> and T<sub>F Svs</sub> can be easily predicted. (11)

For some scenarios, if only one of the pull-up or pull-down circuits is saturated and another one is not, the  $P_{GDO}$  will be a combination of Case 1 and Case 2, and the equations can be easily identified for the pull-up and pull-down based on the above discussion. Therefore, total gate driver loss dissipated in the gate driver UCC21530-Q1,  $P_{GD}$ , is:

$$\mathsf{P}_{\mathsf{GD}} = \mathsf{P}_{\mathsf{GDQ}} + \mathsf{P}_{\mathsf{GDO}} \tag{12}$$

which is equal to 103 mW in the design example.



#### 9.2.2.5 Estimating Junction Temperature

The junction temperature of the UCC21530-Q1 can be estimated with:

$$T_J = T_C + \Psi_{JT} \times P_{GD}$$

where

- T<sub>1</sub> is the junction temperature.
- T<sub>C</sub> is the UCC21530-Q1 case-top temperature measured with a thermocouple or some other instrument.
  - $\psi_{\text{JT}}$  is the junction-to-top characterization parameter from the *Thermal Information* table. (13)

Using the junction-to-top characterization parameter  $(\Psi_{JT})$  instead of the junction-to-case thermal resistance  $(R_{\Theta JC})$  can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted).  $R_{\Theta JC}$  can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heatsink is applied to an IC package. In all other cases, use of  $R_{\Theta JC}$  will inaccurately estimate the true junction temperature.  $\Psi_{JT}$  is experimentally derived by assuming that the amount of energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimates can be made accurately to within a few degrees Celsius. For more information, see the Layout Guidelines and Semiconductor and IC Package Thermal Metrics application report.

#### 9.2.2.6 Selecting VCCI, VDDA/B Capacitor

Bypass capacitors for VCCI, VDDA, and VDDB are essential for achieving reliable performance. It is recommended that one choose low ESR and low ESL surface-mount multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients and capacitance tolerances. Importantly, DC bias on an MLCC will impact the actual capacitance value. For example, a 25-V,  $1-\mu F$  X7R capacitor is measured to be only 500 nF when a DC bias of 15  $V_{DC}$  is applied.

#### 9.2.2.6.1 Selecting a VCCI Capacitor

A bypass capacitor connected to VCCI supports the transient current needed for the primary logic and the total current consumption, which is only a few mA. Therefore, a 50-V MLCC with over 100 nF is recommended for this application. If the bias power supply output is a relatively long distance from the VCCI pin, a tantalum or electrolytic capacitor, with a value over 1  $\mu$ F, should be placed in parallel with the MLCC.



#### 9.2.2.7 Other Application Example Circuits

When parasitic inductances are introduced by non-ideal PCB layout and long package leads (e.g. TO-220 and TO-247 type packages), there could be ringing in the gate-source drive voltage of the power transistor during high di/dt and dv/dt switching. If the ringing is over the threshold voltage, there is the risk of unintended turn-on and even shoot-through. Applying a negative bias on the gate drive is a popular way to keep such ringing below the threshold. Below are a few examples of implementing negative gate drive bias.

Instead of using two separate power for generating positive and negative drive voltage  $\boxtimes$  39 shows the example with negative bias turn-off on the channel-A driver using a Zener diode on the isolated power supply output stage. The negative bias is set by the Zener diode voltage. If the isolated power supply,  $V_A$ , is equal to 19 V, the turn-off voltage will be -3.9 V and turn-on voltage will be 19 V -3.9 V  $\approx$  15 V. The channel-B driver circuit is the same as channel-A, therefore, this configuration needs only one power supply for each driver channel, and there will be steady state power consumption from  $R_Z$ .




图 39. Negative Bias with Zener Diode on Iso-Bias Power Supply Output



🛭 40 shows another example which uses bootstrap to provide power for the channel A, this solution doesn't have negative rail voltage, it is only suitable for circuits with less ringing or the power device has high threshold voltage.




图 40. Bootstrap Power Supply for the High Side Device



The last example, shown in **2** 41, is a single power supply configuration and generates negative bias through a Zener diode in the gate drive loop. The benefit of this solution is that it only uses one power supply and the bootstrap power supply can be used for the high side drive. This design requires the least cost and design effort among the three solutions. However, this solution has limitations:

- 1. The negative gate drive bias is not only determined by the Zener diode, but also by the duty cycle, which means the negative bias voltage will change when the duty cycle changes. Therefore, converters with a fixed duty cycle (~50%) such as variable frequency resonant convertors or phase shift convertors which favor this solution.
- 2. The high side VDDA-VSSA must maintain enough voltage to stay in the recommended power supply range, which means the low side switch must turn-on or have free-wheeling current on the body (or anti-parallel) diode for a certain period during each switching cycle to refresh the bootstrap capacitor. Therefore, a 100% duty cycle for the high side is not possible unless there is a dedicated power supply for the high side, like in the other two example circuits.




图 41. Negative Bias with Single Power Supply and Zener Diode in Gate Drive Path



#### 9.2.3 Application Curves

Channel 1 (Yellow): Gate-source voltage signal on the low side MOSFET.

Channel 2 (Blue): Gate-source voltage signal on the high side MOSFET.

Channel 3 (Pink): Drain-source voltage signal for the low side MOSFET.

Channel 4 (Green): Drain-source current signal for the low side MOSFET.

In  $\boxed{8}$  43, the gate drive signals on the high and low power transistor have a 100-ns dead time, and both signals are measured with >= 500 MHz bandwidth probes.




图 42. Bench Test Circuit with SiC MOSFET Switching






图 43. SiC MOSFET Switching Waveforms



## 10 Power Supply Recommendations

The recommended input supply voltage (VCCI) for UCC21530-Q1 is between 3 V and 18 V. The output bias supply voltage (VDDA/VDDB) range depends on which version of UCC21530-Q1 one is using. The lower end of this bias supply range is governed by the internal under voltage lockout (UVLO) protection feature of each device. One mustn't let VDD or VCCI fall below their respective UVLO thresholds (For more information on UVLO see VDD, VCCI, and Under Voltage Lock Out (UVLO)). The upper end of the VDDA/VDDB range depends on the maximum gate voltage of the power device being driven by UCC21530-Q1. All versions of UCC21530-Q1 have a recommended maximum VDDA/VDDB of 25 V.

A local bypass capacitor should be placed between the VDD and VSS pins. This capacitor should be positioned as close to the device as possible. A low ESR, ceramic surface mount capacitor is recommended. It is further suggested that one place two such capacitors: one with a value of between 220 nF and 10  $\mu$ F for device biasing, and an additional 100-nF capacitor in parallel for high frequency filtering.

Similarly, a bypass capacitor should also be placed between the VCCI and GND pins. Given the small amount of current drawn by the logic circuitry within the input side of UCC21530-Q1, this bypass capacitor has a minimum recommended value of 100 nF.



## 11 Layout

## 11.1 Layout Guidelines

Consider these PCB layout guidelines for in order to achieve optimum performance for the UCC21530-Q1.

#### 11.1.1 Component Placement Considerations

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCCI and GND pins and between the VDD and VSS pins to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the switch node VSSA (HS) pin in bridge configurations, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.
- To improve noise immunity when driving the EN pin from a distant micro-controller, TI recommends adding a small bypass capacitor, ≥ 1 nF, between the EN pin and GND.
- If the dead time feature is used, TI recommends placing the programming resistor R<sub>DT</sub> and bypassing capacitor close to the DT pin of the UCC21530-Q1 to prevent noise from unintentionally coupling to the internal dead time circuit. The capacitor should be ≥ 2.2 nF.

#### 11.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This will decrease the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor, bootstrap diode, local VSSB-referenced bypass capacitor, and the low-side transistor body/anti-parallel diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode by the VDD bypass capacitor. This recharging occurs in a short time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is important for ensuring reliable operation.

#### 11.1.3 High-Voltage Considerations

- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the isolation performance.
- For half-bridge or high-side/low-side configurations, maximize the clearance distance of the PCB layout between the high and low-side PCB traces.

#### 11.1.4 Thermal Considerations

- A large amount of power may be dissipated by the UCC21530-Q1 if the driving voltage is high, the load is heavy, or the switching frequency is high (refer to *Estimate Gate Driver Power Loss* for more details). Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ<sub>JB</sub>).
- Increasing the PCB copper connecting to VDDA, VDDB, VSSA and VSSB pins is recommended, with priority on maximizing the connection to VSSA and VSSB (see ₹ 45 and ₹ 46). However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VDDA, VDDB, VSSA and VSSB pins to internal ground or power planes through multiple vias of adequate size. Ensure that no traces or copper from different high-voltage planes overlap.



#### 11.2 Layout Example

8 44 shows a 2-layer PCB layout example with the signals and key components labeled.





图 44. Layout Example

图 45 and 图 46 shows top and bottom layer traces and copper.

注

There are no PCB traces or copper between the primary and secondary side, which ensures isolation performance.

PCB traces between the high-side and low-side gate drivers in the output stage are increased to maximize the creepage distance for high-voltage operation, which will also minimize cross-talk between the switching node VSSA (SW), where high dv/dt may exist, and the low-side gate drive due to the parasitic capacitance coupling.






# Layout Example (接下页)

⊠ 47 and 
 ⊠ 48 are 3D layout pictures with top view and bottom views.

#### 注

The location of the PCB cutout between the primary side and secondary sides, which ensures isolation performance.






图 48. 3-D PCB Bottom View



#### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

请参阅如下相关文档:

• 隔离相关术语

#### 12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持与社区资源、工具和软件,以及申请样片或购买产品的快速链接。

#### 表 5. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持和社区
UCC21530-Q1	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

# 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 商标

E2E is a trademark of Texas Instruments.

#### 12.6 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

# 12.7 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

# 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



www.ti.com.cn

# 13.1 Package Option Addendum

#### 13.1.1 Packaging Information

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish <sup>(3)</sup>	MSL Peak Temp (4)	Op Temp (°C)	Device Marking <sup>(5)(6)</sup>
UCC21530QDWKQ1	Active	SOIC	DWK	14	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21530Q
UCC21530QDWKRQ1	Active	SOIC	DWK	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC21530Q

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


- (3) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.
- (4) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (5) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device
- (6) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# 13.1.2 Tape and Reel Information



# 


ΔΩ	Dimension designed to accommodate the component width
AU	
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PUCC21530QDWKRQ 1	SOIC	DWK	14	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PUCC21530QDWKRQ1	SOIC	DWK	14	2000	367.0	367.0	38.0




# PACKAGE OUTLINE

# **DWK0014A**

#### SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- This drawing is subject to change without notice.
   This drawing is subject to change without notice.
   This drawing is subject to change without notice.
   This dimension does not include mold flash, protrusions, or gate burns. Mold flash, protrusions, or gate burns shall not exceed 0.15 mm, per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
   Reference JEDEC registration MS-013.






# EXAMPLE BOARD LAYOUT

# **DWK0014A**

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
 Solder mask tolerances between and around signal pads can vary based on board fabrication site.





# **EXAMPLE STENCIL DESIGN**

# **DWK0014A**

SOIC - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT 14X (2) 14X (1.65) 14X (0.6) 14X (0.6) SYMM SYMM 11X (1.27) 11X (1.27) R0.05 TYP R0.05 TYP (9.75) (9.3)IPC-7351 NOMINAL 7.3 mm CLEARANCE/CREEPAGE HV / ISOLATION OPTION 8.1 mm CLEARANCE/CREEPAGE SOLDER PASTE EXAMPLE BASED ON 0.125 mm THICK STENCIL SCALE:4X 4224374/A 06/2018

#### NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
  design recommendations.
   Board assembly site may have different recommendations for stencil design.



www.ti.com 16-May-2021

#### **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
UCC21530BQDWKQ1	ACTIVE	SOIC	DWK	14	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	U21530BQ	Samples
UCC21530BQDWKRQ1	ACTIVE	SOIC	DWK	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	U21530BQ	Samples
UCC21530QDWKQ1	ACTIVE	SOIC	DWK	14	40	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21530Q	Samples
UCC21530QDWKRQ1	ACTIVE	SOIC	DWK	14	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC21530Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE**: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

# **PACKAGE OPTION ADDENDUM**

www.ti.com 16-May-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### OTHER QUALIFIED VERSIONS OF UCC21530-Q1:

• Catalog : UCC21530

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:


- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



# NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司