

SN74GTL2014 4 通道 LVTTL 至 GTL 收发器

1 特性

- 可用作 GTL-/GTL/GTL+ 至 LVTTL 转换器或 LVTTL 至 GTL-/GTL/GTL+ 转换器
- LVTTL 输入最高可承受 5.5V 电压，允许直接访问 TTL 或 5V CMOS
- GTL 输入/输出工作电压高达 3.6V，这使得器件可在高压开漏应用中使用
- VREF 可降至 0.5V，以实现低电压 CPU 使用率
- 支持局部断电
- 锁断保护超过 500mA，符合 JESD78 规范的要求
- 封装选项：TSSOP14
- 40°C 至 +85°C 工作温度范围
- 所有端子上具备静电放电 (ESD) 保护
 - 2000V 人体模型 (HBM)，JESD22-A114
 - 1000V 充电器件模型 (CDM)，IEC61000-4-2

2 应用

- 服务器
- 基站
- 有线通信

3 说明


SN74GTL2014 是一款 4 通道转换器，用于连接 3.3V LVTTL 芯片组 I/O 与 Xeon 处理器 GTL-/GTL/GTL+ I/O。

SN74GTL2014 在所有端子上集成了 ESD 保护单元，并且采用 TSSOP 封装 (5.0mm x 4.4mm)。器件在自然通风环境下的额定工作温度范围为 -40°C 至 85°C。

器件信息⁽¹⁾

部件号	封装	封装尺寸 (标称值)
SN74GTL2014	薄型小外形尺寸封装 (TSSOP) (14)	5.00mm x 4.40mm

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SCLS746](#)


目 录

1 特性	1
2 应用	1
3 说明	1
4 修订历史记录	2
5 Pin Configuration and Functions	3
6 Specifications	4
6.1 Absolute Maximum Ratings	4
6.2 Handling Ratings	4
6.3 Recommended Operating Conditions	4
6.4 Thermal Information	5
6.5 Electrical Characteristics	5
6.6 Dynamic Electrical Characteristics	6
6.7 Typical Characteristics	6
7 Parameter Measurement Information	7
8 Detailed Description	8
8.1 Overview	8
8.2 Functional Block Diagram	8
8.3 Feature Description	8
8.4 Device Functional Modes	8
9 Application and Implementation	9
9.1 Application Information	9
9.2 Typical Application	9
10 Power Supply Recommendations	12
11 Layout	12
11.1 Layout Guidelines	12
11.2 Layout Example	12
12 器件和文档支持	13
12.1 商标	13
12.2 静电放电警告	13
12.3 术语表	13
13 机械封装和可订购信息	13

4 修订历史记录

Changes from Original (February 2014) to Revision A	Page
• 已添加 添加了处理额定值表，特性描述部分，器件功能模式，应用和实施部分，电源相关建议部分，布局部分，器件和文档支持部分以及机械、封装和可订购信息部分。	1
• Updated Specifications section	4
• Updated LVTT/TTL to GTL-/GTL/GTL+ application schematic.	9
• Updated LVTT/TTL to GTL-/GTL/GTL+ application schematic.	11
• Added Power Supply Recommendations	12

5 Pin Configuration and Functions



Pin Functions

PIN		DESCRIPTION
NAME	NUMBER	
A0	13	LVTTL data input/output
A01	12	
A02	10	
A03	9	
B0	2	GTL data input/output
B01	3	
B02	5	
B03	6	
DIR	1	Direction control input (LVTTL)
GND	7	Ground
	8	
	11	
VCC	14	Supply voltage
VREF	4	GTL reference voltage

6 Specifications

6.1 Absolute Maximum Ratings

Specified at $T_A = -40^\circ\text{C}$ to 85°C unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	-0.5	4.6	V
I_{IK}	Input clamping current, $V_I < 0 \text{ V}$		-50	mA
V_{SEL}	Input control voltages SEL ⁽²⁾⁽³⁾	-0.5	6	V
V_I Input voltage	A port	-0.5	7	V
	B port	-0.5	4.6	
I_{OK}	Control input clamp current, $V_O < 0 \text{ V}$		-50	mA
V_O Output voltage	A port	-0.5	7	V
	B port	-0.5	4.6	
I_{OL} Current into any output in the low state	A port		40	mA
	B port		80	
I_{OH}	Current into any output in the high state		-40	mA

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified
- (3) V_I and V_O are used to denote specific conditions for $V_{I/O}$

6.2 Handling Ratings

		MIN	MAX	UNIT
T_{stg}	Storage temperature range	-55	150	°C
$V_{ESD}^{(1)}$	Human Body Model (HBM), JEDEC: JESD22-A114 ⁽²⁾	All pins	0	2
	IEC61000-4-2 contact discharge ⁽³⁾	All pins	0	1

- (1) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by assembly line electrostatic discharges into the device.
- (2) Level listed above is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. *Pins listed as 250 V may actually have higher performance.*
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. *Pins listed as 250 V may actually have higher performance.*

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
V_{CC}	Supply voltage	3	3.3	3.6	V
V_{TT} Termination voltage	GTL-	0.85	0.9	0.95	V
	GTL	1.14	1.2	1.26	
	GTL+	1.35	1.5	1.65	
V_{REF} Reference voltage	Overall	0.5	2 / 3 V_{TT}	$V_{CC} / 2$	V
	GTL-	0.5	0.6	0.63	
	GTL	0.76	0.8	0.84	
	GTL+	0.87	1	1.1	
V_I Input voltage	A port	0	3.3	5.5 ⁽²⁾	V
	B port	0	V_{TT}	3.6	
V_{IH} High-level input voltage	A port and DIR	2			V
	B port	$V_{REF} + 50 \text{ mV}$			

- (1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number [SCBA004](#).
- (2) The $V_{I(\max)}$ of LVTTL port is 3.6 V if configured as output (DIR=L)

Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	NOM	MAX	UNIT
V _{IL}	Low-level input voltage			0.8	V
	B port			V _{REF} – 50 mV	
I _{OH}	High-level input current	A port		-20	mA
I _{OL}	Low-level output current	A port		20	mA
	B port			50	

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		SN74GTL2014	UNIT
		PW	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	136.8	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	63.0	
R _{θJB}	Junction-to-board thermal resistance	78.6	
Ψ _{JT}	Junction-to-top characterization parameter	11.9	
Ψ _{JB}	Junction-to-board characterization parameter	77.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Specified at T_A = -40°C to 85°C (unless otherwise noted)


PARAMETER	TEST CONDITIONS	-40°C TO 85°C			UNIT	
		MIN	TYP	MAX		
V _{OH}	A port	V _{CC} = 3 to 3.6 V, I _{OH} = -100 μA	V _{CC} – 0.2		V	
		V _{CC} = 3 V, I _{OH} = -16 mA	2			
V _{OL}	A port	V _{CC} = 3 V, I _{OL} = 8 mA	0.28	0.4	V	
	A port	V _{CC} = 3 V, I _{OL} = 16 mA	0.55	0.8		
	B port	V _{CC} = 3 V, I _{OL} = 40 mA	0.23	0.4		
I _I	A port	V _{CC} = 3.6 V, V _I = V _{CC}	±1		μA	
		V _{CC} = 3.6 V, V _I = 0 V	±1			
		V _{CC} = 3.6, V _I = 5.5 V	5			
I _{off}	B port	V _{CC} = 3.6 V, V _I = V _{TT} or GND	±1		μA	
	Control pin	V _{CC} = 3.6 V, V _I = V _{CC} or 0 V	±1			
	OFF-state output current on A port	V _{CC} = 0 V, V _{IO} = 0 to 3.6 V	±10			
I _{CC}	OFF-state output current on A port	V _{CC} = 0 V, V _{IO} 3.6 to 5.5V	±100		μA	
	OFF-state output current on B port	V _{CC} = 0 V, V _{IO} = 0 to 3.6 V	±10			
	A port	V _{CC} = 3.6 V, V _I = V _{CC} or GND, I _O = 0	3	10	mA	
C _I	B port	V _{CC} = 3.6 V, V _I = V _{TT} or GND, I _O = 0	3	10	mA	
	A port or control input	V _{CC} = 3.6 V, V _I = V _{CC} – 0.6 V	500		μA	
C _I	Input capacitance of control pin	V _I = 3.0 V or 0 V	2	2.5	pF	
C _{IO}	A port	V _O = 3 V or 0	4	6	pF	
	B port	V _O = V _{TT} or 0	5.46	5.55		

6.6 Dynamic Electrical Characteristics

over operating range, $T_A = -40^\circ\text{C}$ to 85°C , $V_{CC} = 1.65$ to 4.6 V, GND = 0 V for GTL (see *Functional Block Diagram*)


PARAMETER	GTL-			GTL			GTL+			UNIT	
	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{REF} = 0.6 \text{ V}$ $V_{TT} = 0.9 \text{ V}$			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{REF} = 0.8 \text{ V}$ $V_{TT} = 1.2 \text{ V}$			$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $V_{REF} = 1 \text{ V}$ $V_{TT} = 1.5 \text{ V}$				
	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
t_{PLH} (low to high propagation delay)	An to Bn	2.8	5	2.8	5	2.8	5	ns	ns		
t_{PHL} (high to low propagation delay)		3.3	7	3.4	7	3.4	7	ns	ns		
t_{PLH} (low to high propagation delay)	Bn to An	5.3	8	5.2	8	5.1	8	ns	ns		
t_{PHL} (high to low propagation delay)		5.2	8	4.9	7.16	4.7	7.16	ns	ns		

6.7 Typical Characteristics



7 Parameter Measurement Information

$V_{TT} = 1.2 \text{ V}$, $V_{REF} = 0.8 \text{ V}$ for GTL and $V_{TT} = 1.5 \text{ V}$, $V_{REF} = 1 \text{ V}$ FOR GTL+



[†] All control inputs are LVTTL levels.

- NOTES: A. C_L includes probe and jig capacitance.
 B. All input pulses are supplied by generators having the following characteristics: $\text{PRR} \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2.5 \text{ ns}$, $t_f \leq 2.5 \text{ ns}$.
 C. The outputs are measured one at a time, with one transition per measurement.

Figure 4. Load Circuits and Voltage Waveforms


8 Detailed Description

8.1 Overview

The GTL2014 is a 4-channel translating transceiver designed for 3.3-V LVTTL system interface with a GTL-/GTL/GTL+ bus, where GTL-/GTL/GTL+ refers to the reference voltage of the GTL bus and the input/output voltage thresholds associated with it.

The direction pin allows the part to function as either a GTL-to-LVTTL sampling receiver or as a LVTTL-to-GTL interface.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 5 V tolerance on LVTTL input

The GTL2014 LVTTL inputs (only) are tolerant up to 5.5 V and allows direct access to TTL or 5 V CMOS inputs. The LVTTL outputs are not 5.5 V tolerant.

8.3.2 3.6 V tolerance on GTL Input/Output

The GTL2014 GTL inputs and outputs operate up to 3.6 V, allowing the device to be used in higher voltage open-drain output applications.

8.3.3 Ultra-Low VREF and High Bandwidth

GTL2014's VREF tracks down to 0.5 V for low voltage CPUs with excellent propagation delay performance. This feature allows the GTL2014 to support high data rates with the GTL– bus.

8.4 Device Functional Modes

The GTL2014 performs translation in two directions. One direction is GTL-/GTL/GTL+ to LVTTL when DIR is tied to GND. With appropriate VREF set up, the GTL input can be compliant with GTL-/GTL/GTL+. Another direction is LVTTL to GTL-/GTL/GTL+ when DIR is tied to VCC. 3.6 V tolerance on the GTL output allows the GTL outputs to pull up to any voltage level under 3.6 V.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

GTL2014 is the voltage translator for GTL-/GTL/GTL+ to LVTT or LVTT to GTL-/GTL/GTL+. Please find the reference schematic and recommend value for passive component in the [Typical Application](#).

9.2 Typical Application

9.2.1 GTL-/GTL/GTL+ to LVTT

Select appropriate VTT/VREF based upon GTL-/GTL/GTL+. The parameters in [Recommended Operating Conditions](#) are compliant to the GTL specification.




Figure 5. Application Diagram for GTL to LVTT

Typical Application (continued)

9.2.1.1 Design Requirements

The GTL2014 requires industrial standard LVTTL and GTL inputs. The design example in [Application Information](#) show standard voltage level and typical resistor values.

NOTE

Only LVTTL terminals (A1/A2/A3/A4) are tolerant to 5 V.

9.2.1.2 Detailed Design Procedure

To begin the design process, determine the following:

1. Select direction base upon application (GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+).
2. Set up appropriate DIR pin and VREF/VTT.
3. Choose correct pullup resistor value base upon data rate and driving current requirement (for LVTTL to GTL-/GTL/GTL+).

9.2.1.3 Application Curve




Figure 6. GTL-to-LVTTL, VREF = 1 V, VIN = 1.5 V, 100 MHz

Typical Application (continued)

9.2.2 LVTTL/TTL to GTL-/GTL/GTL+

Because GTL is an open-drain interface, the selection of pullup resistor depends on the application requirement (for example, data rate) and PCB trace capacitance.




Figure 7. Application Diagram for LVTTL to GTL

9.2.2.1 Design Requirements

The GTL2014 requires industrial standard LVTTL and GTL inputs. The design example in the [Application Information](#) section show standard voltage level and typical resistor values.

NOTE

Only LVTTL terminals (A1/A2/A3/A4) are tolerant to 5 V.

9.2.2.2 Detailed Design Procedure

To begin the design process, determine the following:

1. Select direction based upon application (GTL-/GTL/GTL+ to LVTTL or LVTTL to GTL-/GTL/GTL+).
2. Set up appropriate DIR pin and VREF/VTT.
3. Choose correct pullup resistor value base upon data rate and driving current requirement (for LVTTL to GTL-/GTL/GTL+).

Typical Application (continued)

9.2.2.3 Application Curve




Figure 8. LVTTL-to-GTL, VREF = 1 V, VTT = 1.5 V, 10 MHz

10 Power Supply Recommendations

Because GTL is a low voltage interface, TI recommends a 0.1- μ F decoupling capacitor for VREF.

11 Layout

11.1 Layout Guidelines

Typically, GTL/LVTTL is running at a low data rate; however, the GTL2014 is optimized for excellent propagation delay, slew rate, bandwidth, and is able support 100-MHz frequencies.

11.2 Layout Example




Figure 9. Layout Example for GTL Trace

12 器件和文档支持

12.1 商标

All trademarks are the property of their respective owners.

12.2 静电放电警告

 ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

 ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SN74GTL2014PWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	GT14	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74GTL2014PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74GTL2014PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74GTL2014PWR	TSSOP	PW	14	2000	364.0	364.0	27.0
SN74GTL2014PWR	TSSOP	PW	14	2000	853.0	449.0	35.0

MECHANICAL DATA

PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



4040064-3/G 02/11

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.


E. Falls within JEDEC MO-153

LAND PATTERN DATA


PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE


Example Board Layout
(Note C)



Stencil Openings
(Note D)



Example
Non Soldermask Defined Pad



Example
Pad Geometry
(See Note C)

Example
Solder Mask Opening
(See Note E)

4211284-2/G 08/15

NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的所有索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/cn/zh-cn/legal/termsofsale.html>) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司