


# Rad-Hard N-channel, 60 V, 40 A Power MOSFET







SC30150

Product status link
STRH100N6

#### **Features**

V <sub>DS</sub>	I <sub>D</sub>	R <sub>DS(on)</sub> typ.	Qg
60 V	40 A	12 mΩ	134.4 nC

- Fast switching
- 100% avalanche tested
- Hermetic package
- 50 krad TID
- · SEE radiation hardened

### **Description**

This N-channel Power MOSFET is developed with STMicroelectronics unique STripFET process.

It has been specifically designed for satellite application able to sustain high TID and immunity to heavy ion effects. It is qualified as per 5205/022 ESCC specification.

### **Product summary**

Product summary							
Part numbers	ESCC part number	Quality level	Package	Lead finish	Mass	Temp. range	EPPL
STRH100N6HY1		Engineering model		Gold		-55 to 150 °C	
STRH100N6HYG	5205/022/01	ESCC			10 g		Yes
STRH100N6HYT	5205/022/02	flight		Solder dip			Yes

Note: Contact ST sales office for information about the specific conditions for product in die form and for other packages.



# 1 Electrical ratings

 $T_C$ = 25 °C unless otherwise specified

Table 1. Absolute maximum ratings (pre-irradiation)

Symbol	Parameter	Value	Unit
V <sub>DS</sub> <sup>(1)</sup>	Drain-source voltage (V <sub>GS</sub> = 0)	60	V
V <sub>GS</sub> <sup>(2)</sup>	Gate-source voltage	±20	V
I <sub>D</sub> (3)	Drain current (continuous) at T <sub>case</sub> = 25 °C	40	Α
ID.	Drain current (continuous) at T <sub>case</sub> = 100 °C	25	Α
I <sub>DM</sub> <sup>(4)</sup>	Drain current (pulsed)	320	Α
P <sub>TOT</sub> (3)	Total power dissipation at T <sub>case</sub> = 25 °C	176	W
dv/dt <sup>(5)</sup>	Peak diode recovery voltage slope	2.5	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	Max. operating junction temperature range	150	°C

- 1. This rating is guaranteed at  $T_J > 25$  °C (see Figure 9. Normalized  $V_{(BR)DSS}$  vs temperature ).
- 2. This value is guaranteed over the full range of temperature.
- 3. Rated according to the  $R_{thj\text{-case}} + R_{thc\text{-s}}$
- 4. Pulse width limited by safe operating area.
- 5.  $I_{SD} \le 40$  A,  $di/dt \le 600$  A/ $\mu$ s,  $V_{DD} = 80$  % $V_{(BR)DSS}$ .

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case max.	0.50	°C/W
R <sub>thc-s</sub>	Thermal resistance case-sink typ.	0.21	°C/W

DS7071 - Rev 10 page 2/19



Table 3. Avalanche characteristics

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Avalanche current, repetitive or not-repetitive $(\text{pulse width limited by } T_j \text{ max})$	40	А
E <sub>AS</sub> <sup>(1)</sup>	Single pulse avalanche energy (starting $T_j = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 40$ V)	954	mJ
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_j$ = 110 °C, $I_D$ = $I_{AR}$ , $V_{DD}$ = 40 V)	280	mJ
	Repetitive pulse avalanche energy $(V_{DD}=40\ V,\ I_{AR}=40\ A,\ f=10\ KHz,$ $T_{J}=25\ ^{\circ}C,\ duty\ cycle=50\%)$	40	mJ
E <sub>AR</sub>	Repetitive pulse avalanche energy $(V_{DD}=40\ V,\ I_{AR}=40\ A,\ f=100\ KHz,$ $T_{J}=25\ ^{\circ}C,\ duty\ cycle=10\%)$	24	
	Repetitive pulse avalanche energy $(V_{DD} = 40 \text{ V}, I_{AR} = 40 \text{ A}, f = 100 \text{ KHz},$ $T_{J} = 110 ^{\circ}\text{C}, \text{ duty cycle} = 10\%)$	7.7	— mJ

<sup>1.</sup> Maximum rating value.

DS7071 - Rev 10 page 3/19



## 2 Electrical characteristics

 $T_C$  = 25 °C unless otherwise specified

Table 4. Pre-irradiation on/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 48 V			10	
$I_{\rm DSS}$	Zero gate voltage drain current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 48 V,			100	μA
		T <sub>C</sub> = 125 °C			100	
		V <sub>GS</sub> = 20 V			100	
		V <sub>GS</sub> = -20 V	-100			
I <sub>GSS</sub>	Cata hady laakaga aurrant	V <sub>GS</sub> = 20 V,			200	4
iGSS	Gate body leakage current	T <sub>C</sub> = 125 °C			200	nA
		V <sub>GS</sub> = -20 V,	-200			
		T <sub>C</sub> = 125 °C				
V <sub>(BR)DSS</sub> <sup>(1)</sup>	Drain-to-source breakdown voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 1 mA	60			V
		$V_{DS} = V_{GS}$ , $I_{D} = 1$ mA, $T_{C} = -55$ °C	2.2		5.0	
V	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	2.0		4.5	V
$V_{GS(th)}$		$V_{DS} = V_{GS}$ , $I_D = 1$ mA,			3.7	V
		T <sub>C</sub> = 125 °C	1.5			
		V <sub>GS</sub> = 12 V, I <sub>D</sub> = 40 A		12	13.5	
$R_{DS(on)}$	Static drain-source on resistance	V <sub>GS</sub> = 12 V, I <sub>D</sub> = 40 A,			24	mΩ
		T <sub>C</sub> = 125 °C			24	

<sup>1.</sup> This rating is guaranteed at  $T_J > 25$  °C (see Figure 9).

Table 5. Pre-irradation dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance			4895	5900	pF
Coss (1)	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz, V <sub>GS</sub> = 0 V	860	1080	1300	pF
C <sub>rss</sub>	Reverse transfer capacitance		300	407	470	pF
Qg	Total gate charge	V = 20 V I- = 40 A	100	134.4	160	nC
Q <sub>gs</sub>	Gate-to-source charge	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A},$ $V_{GS} = 0 \text{ to } 12 \text{ V}$	18	24	30	nC
$Q_{gd}$	Gate-to-drain ("Miller") charge	V <sub>GS</sub> = 0 to 12 V	29	46.5	51	nC
R <sub>G</sub> <sup>(2)</sup>	Gate input resistance	f = 1 MHz Gate DC bias = 0, test signal level = 20 mV, open drain		2.0		Ω

<sup>1.</sup> This value is guaranteed over the full range of temperature.

DS7071 - Rev 10 page 4/19

<sup>2.</sup> Not tested, guaranteed by process.



Table 6. Pre-irradation switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, I_D = 40 \text{ A}, R_G = 4.7 \Omega,$	16	28	40	ns
t <sub>r</sub>	Rise time		60	115	260	ns
t <sub>d(off)</sub>	Turn-off delay time	V <sub>GS</sub> = 12 V	50	86	120	ns
t <sub>f</sub>	Fall time		60	69	160	ns

Table 7. Pre-irradation source drain diode

Symbol	Parameter Test conditions		Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current				40	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)				160	Α
	$I_{SD} = 40 \text{ A}, V_{GS} = 0 \text{ V}$ $I_{SD} = 40 \text{ A}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 \text{ °C}$		1.1	1.5		
V <sub>SD</sub> <sup>(2)</sup>					1.275	V
t <sub>rr</sub> (3)	Reverse recovery time	1 - 40 A di/dt - 400 A/vs	320	400	480	ns
Q <sub>rr</sub> <sup>(3)</sup>	Reverse recovery charge	$I_{SD} = 40 \text{ A}, V_{GS} = 0 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}$		4.7		μC
I <sub>RRM</sub> (3)	Reverse recovery current	- VDD -10 V		24.6		Α
t <sub>rr</sub> <sup>(3)</sup>	Reverse recovery time			462.5		ns
Q <sub>rr<sup>(3)</sup></sub>	Reverse recovery charge			6.5		μC
I <sub>RRM</sub> <sup>(3)</sup>	Reverse recovery current			28.3		Α

- 1. Pulse width limited by safe operating area
- 2. Pulsed: pulse duration  $\leq$  680  $\mu$ s, duty cycle  $\leq$  2%
- 3. Not tested, guaranteed by process.

Note: Refer to Figure 15. Source drain diode

DS7071 - Rev 10 page 5/19



#### 3 Radiation characteristics

The technology of STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to radiative environments. Every manufacturing lot is tested for total ionizing dose (irradiation done according to the ESCC 22900 specification, window 1.) using the TO-3 package. Both pre-irradiation and post-irradiation performance are tested and specified using the same circuitry and test conditions in order to provide a direct comparison.

(T<sub>amb</sub> = 22 ± 3 °C unless otherwise specified).

### 3.1 Total dose radiation (TID) testing

One bias conditions using the TO-254AA package:

V<sub>GS</sub> bias: + 15 V applied and V<sub>DS</sub> = 0 V during irradiation

The following parameters are measured (see Table 8, Table 9 and Table 10):

- Before irradiation
- · After irradiation
- · After 24 hrs at room temperature
- after 168 hrs at 100 °C anneal

Table 8. Post-irradiation on/off states at T<sub>J</sub> = 25 °C, (Co60 γ rays 50 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
I <sub>DSS</sub>	Zero gate voltage drain current (V <sub>GS</sub> = 0)	80% V <sub>(BR)DSS</sub>	+10	μΑ
lasa	Gate body leakage	V <sub>GS</sub> = 20 V	1.5	nA
I <sub>GSS</sub>	current	V <sub>GS</sub> = -20 V	-1.5	IIA
V <sub>(BR)DSS</sub>	Drain-to-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	-15%	V
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 1 \text{ mA}$	-60% / + 25%	V
R <sub>DS(on)</sub>	Static drain-source on resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A	±15%	Ω

Table 9. Dynamic post-irradiation at  $T_J$ = 25 °C, (Co60  $\gamma$  rays 50 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
Qg	Total gate charge		-5% / +50%	
Q <sub>gs</sub>	Gate-to-source charge	V <sub>DS</sub> = 30 V, I <sub>G</sub> = 1 mA, V <sub>GS</sub> = 12 V, I <sub>DS</sub> = 40 A	±35%	nC
Q <sub>gd</sub>	Gate-to-drain charge		-5% / +110%	

DS7071 - Rev 10 page 6/19



Table 10. Source drain diode post-irradiation at T<sub>J</sub>= 25 °C, (Co60 γ rays 50 K Rad(Si))

Symbol	Parameter	Test conditions	Drift values Δ	Unit
$V_{DS}^{(1)}$	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 40 A	±5%	V

<sup>1.</sup> Pulsed: pulse duration = 300 μs, duty cycle 1.5%

### 3.2 Single event effect SOA

The technology of the STMicroelectronics Rad-Hard Power MOSFETs is extremely resistant to heavy ion environment for single event effect (irradiation per MIL-STD-750E, method 1080 bias circuit in Figure 2. Single event effect, bias circuit) SEB and SEGR tests have been performed with a fluence of 3e+5 ions/cm².

#### The accept/reject criteria are:

- SEB (test):
  - drain voltage checked, trigger level is set to  $V_{DS}$  = 2 V. Stop condition: as soon as a SEB occurs or if the fluence reaches 3e+5 ions/cm<sup>2</sup>.
- SEGR test:

the gate current is monitored every 100 ms. A gate stress is performed before and after irradiation. Stop condition: as soon as the gate current reaches 1 mA (during irradiation or during PIGS test) or if the fluence reaches 3e+5 ions/cm².

#### The results are:

- SEB immune at 60 MeV/mg/cm<sup>2</sup>
- SEGR immune at 60 MeV/mg/cm<sup>2</sup> within the safe operating area (SOA) given in Table 11. Single event effect (SEE), safe operating area (SOA) and Figure 1. Single event effect, SOA.

Table 11. Single event effect (SEE), safe operating area (SOA)

lon	Let (Mev/(mg/cm <sup>2</sup> )	Energy (MeV)	Range	V <sub>DS</sub> (V)				
IOII			(µm)	at V <sub>GS</sub> =0 V	at V <sub>GS</sub> =-2 V	at V <sub>GS</sub> =-5 V	at V <sub>GS</sub> =-10 V	at V <sub>GS</sub> =-20 V
Kr	32	768	94	60	48	39	27	15
Xe	60	1217	89	30	30			

DS7071 - Rev 10 page 7/19



Figure 1. Single event effect, SOA





Figure 2. Single event effect, bias circuit





Note: Bias condition during radiation refer to Table 11. Single event effect (SEE), safe operating area (SOA).


DS7071 - Rev 10 page 8/19




# 4 Electrical characteristics (curves)









DS7071 - Rev 10 page 9/19



Figure 7. Gate charge vs gate-source voltage




Figure 8. Capacitance variations




Figure 9. Normalized V<sub>(BR)DSS</sub> vs temperature




Figure 10. Static drain-source on-resistance




Figure 11. Normalized gate threshold voltage vs temperature





Figure 12. Normalized on-resistance vs temperature



DS7071 - Rev 10 page 10/19







Figure 13. Source drain-diode forward characteristics

DS7071 - Rev 10 page 11/19



## 5 Test circuits

Figure 14. Switching times test circuit for resistive load



Note:  $Max driver V_{GS} slope = 1V/ns (no DUT)$ 

Figure 15. Source drain diode

Body diode reverse current, I RM 10[%] of IRM

AM092225V1

DS7071 - Rev 10 page 12/19




Figure 16. Unclamped inductive load test circuit (single pulse and repetitive)

DS7071 - Rev 10 page 13/19



# 6 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: <a href="https://www.st.com">www.st.com</a>. ECOPACK is an ST trademark.

### 6.1 TO-254AA package information

Figure 17. TO-254AA package outline

The TO-254-AA is a metallic package. It is not connected to any pin nor to the inside die. 0005824 rev13

DS7071 - Rev 10 page 14/19



Table 12. TO-254AA package mechanical data

Symbols	Dimensions (mm)			D	Dimension (inches)		
Symbols	Min.	Тур.	Max.	Min.	Тур.	Max.	
Α	13.59		13.84	0.535		0.545	
В	13.59		13.84	0.535		0.545	
С	20.07		20.32	0.790		0.800	
D	6.30		6.70	0.248		0.264	
E	1.00		1.35	0.039		0.054	
ØF	3.50		3.90	0.137		0.154	
G	16.89		17.40	0.665		0.685	
Н		6.86			0.270		
ØI	0.89	1.14	2.00	0.035	0.045	0.079	
J		3.81			0.150		
K		3.81			0.150		
L	12.95		14.50	0.510		0.571	
ØM		3.05			0.120		
N			0.71			0.028	
R1			1.00			0.039	
R2		1.65			0.065		

DS7071 - Rev 10 page 15/19



### 7 Order codes

**Table 13. Ordering information** 

Order codes	ESCC part number	Quality level	EPPL	Package	Lead finish	Marking	Packing
STRH100N6HY1		Engineer				STRH100N6HY1	Strip pack
STRITIONOITT		model		TO-254AA	Gold	+ BeO	
CTDLI400NGLIVC	5205/022/01		Voo			520502201F	
STRH100N6HYG	5205/022/01	ECOC files	Yes	10-254AA		+ BeO	
CTD 1400NG IVT	E20E/022/02	ESCC flight	Yes		Solder	520502202F	
STRH100N6HYT	5205/022/02			res	dip	+ BeO	

For specific marking only the complete structure is:

- ST Logo
- ESA Logo
- Date code (date of sealing of the package): YYWWA
  - YY: year
  - WW: week number
  - A: week index
- ESCC part number (as mentioned in the table)
- Warning signs (e.g. BeO)
- Country of origin: FR (France)
- Part serial number within in the assembly lot

Contact ST sales office for information about the specific conditions for products in die form and for other packages.

DS7071 - Rev 10 page 16/19



## 8 Other information

#### 8.1 Date code

The date code for "ESCC flight" is structured as follows: yywwz where:

- yy: last two digits of year
- ww: week digits
- z: lot index in the week

#### 8.2 Documentation

The table below provide a summary of the documentation provided with each type of products.

Table 14. Default documentation provided with the parts

Quality level	Radiation level	Documentation
Engineering model	-	-
ESCC flight	50Krad	Certificate of conformance. Radiation verification test report

DS7071 - Rev 10 page 17/19



# **Revision history**

**Table 15. Document revision history** 

Date	Version	Changes
04-Jan-2011	1	First release.
	2	Updated order codes in Table 1: Device summary and Table 14:
27-Jul-2011		Ordering information.
		Minor text changes.
00 Nov. 2044	0	Updated dynamic values on Table 6: Pre-irradation dynamic and
09-Nov-2011	3	Table 7: Pre-irradation switching times.
	4	Corrected ID value on:
		- Features
		- Table 2: Absolute maximum ratings (pre-irradiation)
		- Table 5: Pre-irradation on/off states
		- Table 6: Pre-irradation dynamic
27-Feb-2013		- Table 8: Pre-irradation source drain diode
		– Table 9: Post-irradiation on/off states at $T_J$ = 25 °C, (Co60 g rays 70 K Rad(Si))
		- Table 10: Dynamic post-irradiation at T <sub>J</sub> = 25 °C, (Co60 g rays 70
		K Rad(Si))
		– Table 11: Source drain diode post-irradiation at $T_J$ = 25 °C, (Co60 g rays 70 K Rad(Si))
	5	Updated Table 1: Device summary and Table 14: Ordering
02-Jul-2013		information.
		Added Chapter 7.1: Other information.
16 Dec 2012	6	Modified: Description
16-Dec-2013		Minor text changes
40 Dec 2045	7	Updated features in cover page.
16-Dec-2015		Updated Table 5, Table 8, Table 9, Table 10, Table 11 and Table 15.
31-Mar-2016	8	Updated Table 8: Pre-irradation source drain diode.
31-Wai-2010		Minor text changes.
	9	Updated Table 7: Pre-irradation switching times and Table 8: Pre-irradation
21-Dec-2016		source drain diode.
		Minor text changes.
20-Mar-2019	10	Updated Table 13. Ordering information.
ZU-IVIAI-ZU IY	10	Minor text changes.

DS7071 - Rev 10 page 18/19



#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to <a href="https://www.st.com/trademarks">www.st.com/trademarks</a>. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics - All rights reserved

DS7071 - Rev 10 page 19/19