

# STB5N80K5

## N-channel 800 V, 1.50 Ω typ., 4 A MDmesh<sup>™</sup> K5 Power MOSFET in a D<sup>2</sup>PAK package

Datasheet - production data



Figure 1: Internal schematic diagram



### **Features**

Order code	VDS	R <sub>DS(on)</sub> max.	ID
STB5N80K5	800 V	1.75 Ω	4 A

- Industry's lowest R<sub>DS(on)</sub> x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

### **Applications**

• Switching applications

### Description

This very high voltage N-channel Power MOSFET is designed using MDmesh<sup>™</sup> K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

#### Table 1: Device summary

· · · · · · · · · · · · · · · · · · ·							
Order code	Marking	Package	Packing				
STB5N80K5	5N80K5	D²PAK	Tape and reel				

1/15

This is information on a product in full production.

### Contents

## Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	D <sup>2</sup> PAK (TO-263) type A package information	9
	4.2	Packing information	12
5	Revisio	n history	14



## 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 30	V
ID	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	4	А
ID	Drain current (continuous) at T <sub>c</sub> = 100 °C	2.3	А
ID <sup>(1)</sup>	Drain current (pulsed)	16	А
P <sub>TOT</sub>	Total dissipation at $T_C = 25 \ ^{\circ}C$	60	
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	4.5	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	
Tj	Operating junction temperature range	55 to 150	°C
T <sub>stg</sub>	Storage temperature range	- 55 to 150	C

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

 $^{(2)}\mathsf{I}_{SD} \leq 4$  A, di/dt =100 A/µs; V<sub>DS</sub> peak < V(BR)DSS, V<sub>DD</sub>=640 V  $^{(3)}\mathsf{V}_{DS} \leq 640$  V

#### Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj</sub> -case	Thermal resistance junction-case	2.08	°C/W
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	35	°C/W

#### Notes:

 $^{(1)}\!When$  mounted on FR-4 board of 1 inch², 2 oz Cu

#### Table 4: Avalanche characteristics

Symbol	Parameter		Unit
lar	IAR Avalanche current, repetitive or not repetitive (pulse width limited by Tjmax)		A
Eas	E <sub>AS</sub> Single pulse avalanche energy (starting Tj = 25 °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)		mJ



## 2 Electrical characteristics

 $T_C = 25$  °C unless otherwise specified

Table 5: On/off-state						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V(BR)DSS	Drain-source breakdown voltage	$V_{GS}$ = 0 V, $I_D$ = 1 mA	800			V
		$V_{GS} = 0 V, V_{DS} = 800 V$			1	μA
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 800 V$ T <sub>c</sub> = 125 °C <sup>(1)</sup>			50	μA
I <sub>GSS</sub>	Gate body leakage current	$V_{DS}$ = 0 V, $V_{GS}$ = ±20 V			±10	μA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \ \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	$V_{GS}$ = 10 V, $I_D$ = 2 A		1.50	1.75	Ω

#### Table 5: On/off-state

#### Notes:

<sup>(1)</sup>Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	177	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz, V <sub>GS</sub> = 0 V	-	15	-	pF
Crss	Reverse transfer capacitance		-	0.3	-	pF
Co(tr) <sup>(1)</sup>	Equivalent capacitance time related		-	33	-	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Equivalent capacitance energy related	V <sub>GS</sub> = 0, V <sub>DS</sub> = 0 to 640 V		12		pF
Rg	Intrinsic gate resistance	f = 1 MHz , I <sub>D</sub> = 0 A	-	16	-	Ω
Qg	Total gate charge	V <sub>DD</sub> = 640 V, I <sub>D</sub> = 4 A	-	5	-	nC
Q <sub>gs</sub>	Gate-source charge	V <sub>GS</sub> = 10 V	-	1.7	-	nC
Q <sub>gd</sub>	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	2.9	-	nC

#### Table 6: Dynamic

#### Notes:

 $^{(1)}C_{0(tr)}$  is a constant capacitance value that gives the same charging time as  $C_{\text{oss}}$  while  $V_{\text{DS}}$  is rising from 0 to 80%  $V_{\text{DSS}}$ .

 $^{(2)}C_{0(er)}$  is a constant capacitance value that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{DSS}$ .



#### Electrical characteristics

	Table 7: Switching times						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD}\text{=}$ 400 V, $I_D$ = 2 A, $R_G$ = 4.7 $\Omega$	-	12.7	-	ns	
tr	Rise time	V <sub>GS</sub> = 10 V	-	11.7	-	ns	
t <sub>d(off)</sub>	Turn-off delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	23	-	ns	
tr	Fall time	resistive load switching times" and Figure 19: "Switching time waveform")	-	14.8	-	ns	

#### Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	А
Isdm <sup>(1)</sup>	Source-drain current (pulsed)		-		16	А
Vsd <sup>(2)</sup>	Forward on voltage	$I_{SD} = 4 \text{ A}, \text{ V}_{GS} = 0 \text{ V}$	-		1.5	V
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100	-	265		ns
Qrr	Reverse recovery charge	A/μs,V <sub>DD</sub> = 60 V (see <i>Figure 16: "Test circuit</i>	-	1.59		μC
I <sub>RRM</sub>	Reverse recovery current	for inductive load switching and diode recovery times")	-	12		А
trr	Reverse recovery time	I <sub>SD</sub> = 4 A, di/dt = 100 A/µs	-	386		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see <i>Figure 16: "Test circuit</i>	-	2.18		μC
Irrm	Reverse recovery current	for inductive load switching and diode recovery times")	-	11.3		A

#### Notes:

 $^{(1)}\mbox{Pulse}$  width limited by safe operating area

<sup>(2)</sup>Pulsed: pulse duration = 300 µs, duty cycle 1.5%

#### Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)</sub> GSO	Gate-source breakdown voltage	$I_{GS}= \pm 1 mA$ , $I_{D}= 0 A$	30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.



















57

### 3 Test circuits









57

### 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

### 4.1 D<sup>2</sup>PAK (TO-263) type A package information



DocID028512 Rev 2

9/15

#### Package information

#### STB5N80K5

nformation			STB5N80K5
Tabl	e 10: D²PAK (TO-263) ty	pe A package mechanic	al data
Dim.		mm	
Dim	Min.	Тур.	Max.
А	4.40		4.60
A1	0.03		0.23
b	0.70		0.93
b2	1.14		1.70
с	0.45		0.60
c2	1.23		1.36
D	8.95		9.35
D1	7.50	7.75	8.00
D2	1.10	1.30	1.50
E	10		10.40
E1	8.50	8.70	8.90
E2	6.85	7.05	7.25
е		2.54	
e1	4.88		5.28
Н	15		15.85
J1	2.49		2.69
L	2.29		2.79
L1	1.27		1.40
L2	1.30		1.75
R		0.4	
V2	0°		8°







### 4.2 Packing information







Таре	Reel			

Таре		Reel			
Dim.	mm		Dim	mm	
	Min.	Max.	Dim.	Min.	Max.
A0	10.5	10.7	А		330
B0	15.7	15.9	В	1.5	
D	1.5	1.6	С	12.8	13.2
D1	1.59	1.61	D	20.2	
E	1.65	1.85	G	24.4	26.4
F	11.4	11.6	N	100	
K0	4.8	5.0	Т		30.4
P0	3.9	4.1			
P1	11.9	12.1	Base quantity 100		1000
P2	1.9	2.1	Bulk quantity		1000
R	50				
Т	0.25	0.35			
W	23.7	24.3			



## 5 Revision history

\_\_\_\_\_

Date	Revision	Changes
19-Nov-2015	1	First release.
09-May-2016	2	Modified: Table 2: "Absolute maximum ratings", Table 3: "Thermal data", Table 5: "On/off-state", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode" Updated: Section 4: "Test circuits" Added: Section 3.1: "Electrical characteristics (curves)" Minor text changes.



#### **STB5N80K5**

#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

