

## STF28N60DM2

# N-channel 600 V, 0.13 Ω typ., 21 A MDmesh™ DM2 Power MOSFET in a TO-220FP package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	V <sub>DS</sub> @ T <sub>Jmax</sub> .	R <sub>DS(on)</sub> max.	Ι <sub>D</sub>	Ртот
STF28N60DM2	650 V	0.16 Ω	21 A	30 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

Switching applications

## Description

This high voltage N-channel Power MOSFET is part of the MDmesh™ DM2 fast recovery diode series. It offers very low recovery charge (Q<sub>rr</sub>) and time (t<sub>rr</sub>) combined with low R<sub>DS(on)</sub>, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STF28N60DM2	28N60DM2	TO-220FP	Tube

Contents STF28N60DM2

## Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	rcuits	8
4	Packag	e information	9
	4.1	TO-220FP package information	9
5	Revisio	on history	11

STF28N60DM2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
1_	Drain current (continuous) at T <sub>case</sub> = 25 °C	21	۸
l <sub>D</sub>	Drain current (continuous) at T <sub>case</sub> = 100 °C	14	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	84	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	30	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	\//no
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
V <sub>ISO</sub> <sup>(4)</sup>	V <sub>ISO</sub> <sup>(4)</sup> Insulation withstand voltage (RMS) from all three leads to external heat sink		kV
T <sub>stg</sub>	T <sub>stg</sub> Storage temperature		°C
Tj	Operating junction temperature	-55 to 150	

### Notes:

Table 3: Thermal data

Symbol Parameter		Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	4.2	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient		C/VV

**Table 4: Avalanche characteristics** 

Symbol	mbol Parameter		Unit
I <sub>AR</sub> <sup>(1)</sup>	I <sub>AR</sub> <sup>(1)</sup> Avalanche current, repetitive or not repetitive		Α
E <sub>AS</sub> <sup>(2)</sup>	E <sub>AS</sub> <sup>(2)</sup> Single pulse avalanche energy		mJ

### Notes:

 $<sup>^{(1)}</sup>$  Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$  IsD  $\leq$  21 A, di/dt=900 A/µs; VDS peak < V(BR)DSS,VDD = 400 V

 $<sup>^{(3)}</sup> V_{DS} \le 480 V.$ 

 $<sup>^{(4)}</sup>t = 1 \text{ s; Tc} = 25 \text{ °C}$ 

<sup>(1)</sup> pulse width limited by T<sub>jmax</sub>

 $<sup>^{(2)}</sup>$  starting  $T_j$  = 25 °C,  $I_D$  =  $I_{AR},\,V_{DD}$  = 50 V.

Electrical characteristics STF28N60DM2

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			>
	Zoro goto voltago	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 ^{\circ}\text{C}$			100	μΑ
I <sub>GSS</sub> Gate-body leakage current		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 25 \text{ V}$			±10	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	4	5	٧
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 10.5 A		0.13	0.16	Ω

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	1500	1	
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	70	ı	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	1.6	ı	בֿ
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	1	134	ı	рF
R <sub>G</sub>	Intrinsic gate resistance	f = 1 MHz, I <sub>D</sub> = 0 A	1	4.6	ı	Ω
Qg	Total gate charge	V <sub>DD</sub> = 480 V, I <sub>D</sub> = 21 A, V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	34	ı	
Q <sub>gs</sub>	Gate-source charge		-	8	1	nC
Q <sub>gd</sub>	Gate-drain charge	behavior")	-	18.5	-	

#### Notes:

**Table 7: Switching times** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$t_{d(on)}$	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 10.5 A	-	16	-	
t <sub>r</sub>	Rise time	R <sub>G</sub> = $4.7 \Omega$ , V <sub>GS</sub> = $10 V$ (see Figure 14: "Test circuit for resistive load switching times"	ı	7.3	1	
$t_{\text{d(off)}}$	Turn-off delay time		ı	53	ı	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	-	9.3	-	

 $<sup>^{(1)}</sup>$  Coss eq. is defined as a constant equivalent capacitance giving the same charging time as Coss when VDS increases from 0 to 80% VDSS.

Table 8: Source-drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		ı		21	Α
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		1		84	Α
V <sub>SD</sub> <sup>(3)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 21 A	ı		1.6	<b>V</b>
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 21 A, di/dt = 100 A/μs, V <sub>DD</sub> = 60 V (see <i>Figure 16</i> : "Test circuit for inductive load switching and diode recovery times")	1	140		ns
Qrr	Reverse recovery charge		ı	0.5		μC
I <sub>RRM</sub>	Reverse recovery current		-	7.4		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 21 A, di/dt = 100 A/µs,	ı	309		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V, T <sub>j</sub> = 150 °C (see Figure 16: "Test circuit for inductive load switching and diode recovery times")	1	2.6		μC
I <sub>RRM</sub>	Reverse recovery current		-	16.8		Α

### Notes:

Table 9: Gate-source Zener diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)GSO}$	Gate-source breakdown voltage	$I_{GS} = \pm 250 \mu\text{A},  I_{D} = 0 \text{A}$	±30	-	-	V

The built-in back-to-back Zener diodes are specifically designed to enhance the ESD performance of the device. The Zener voltage facilitates efficient and cost-effective device integrity protection, thus eliminating the need for additional external componentry.

 $<sup>^{\</sup>left( 1\right) }$  Limited by maximum junction temperature.

 $<sup>^{\</sup>left( 2\right) }$  Pulse width is limited by safe operating area.

 $<sup>^{(3)}</sup>$  Pulse test: pulse duration = 300  $\mu$ s, duty cycle 1.5%.

## 2.1 Electrical characteristics (curves)

Figure 2: Safe operating area GIPG061015FQ66FSOA Ι<sub>D</sub> (A) 10<sup>1</sup> 10 µs 100 µs 100 1 ms 10 ms 10 T<sub>j</sub>= 150 °C T<sub>c</sub>= 25 °C single pulse 10-2  $\vec{V}_{DS}(V)$ 10<sup>2</sup> 10<sup>0</sup> 10<sup>1</sup>




Figure 4: Output characteristics

GIPG061015FQ66POCH

V<sub>GS</sub> = 8,9,10 V

V<sub>GS</sub> = 7 V


V<sub>GS</sub> = 6 V


V<sub>GS</sub> = 5 V


V<sub>GS</sub> = 5 V

V<sub>GS</sub> = 5 V

V<sub>GS</sub> (V)










Figure 10: Normalized on-resistance vs temperature

R<sub>DS(on)</sub> GIPG061015FQ66PRON (norm.)

2.2

1.8

1.4

1.0

0.6

0.2

-75


-25


25


75

125

T<sub>j</sub> (°C)







Test circuits STF28N60DM2

### 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 15: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 kΩ 1 kΩ


Vos 1 kΩ 1 kΩ

AM01469v1

Figure 16: Test circuit for inductive load switching and diode recovery times







#### 4 **Package information**

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

#### 4.1 **TO-220FP package information**

Figure 20: TO-220FP package outline Dia L6 L2 *L7* L3 L4 F2 7012510\_Rev\_K\_B

57/

Table 10: TO-220FP package mechanical data

Di		mm	
Dim.	Min.	Тур.	Max.
А	4.4		4.6
В	2.5		2.7
D	2.5		2.75
Е	0.45		0.7
F	0.75		1
F1	1.15		1.70
F2	1.15		1.70
G	4.95		5.2
G1	2.4		2.7
Н	10		10.4
L2		16	
L3	28.6		30.6
L4	9.8		10.6
L5	2.9		3.6
L6	15.9		16.4
L7	9		9.3
Dia	3		3.2

STF28N60DM2 Revision history

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
04-Sep-2014	1	First release.
09-Oct-2015	2	Text and formatting changes throughout document
		On cover page:
		- upated title and Features table
		In section Electrical ratings:
		- updated all table data
		In section Electrical characteristics:
		- updated all table data
		- renamed table Static (was On /off states)
		- added table Gate-source Zener diode
		Added section Electrical characteristics (curves)
		Updated and renamed section Package mechanical data (was Package information)
		Datasheet promoted from preliminary to production data

### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved