

STD12N50DM2

Datasheet - production data

N-channel 500 V, 0.299 Ω typ., 11 A MDmesh[™] DM2 Power MOSFET in a DPAK package

TAB 2 3 1 DPAK

Figure 1: Internal schematic diagram



Features

Order code	VDS	RDS(on) max.	ΙD
STD12N50DM2	500 V	0.350 Ω	11 A

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

Applications

Switching applications

Description

This high voltage N-channel Power MOSFET is part of the MDmesh DM2 fast recovery diode series. It offers very low recovery charge and time (Qrr, trr) combined with low R_{DS(on)}, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

Table 1: Device summary

Order code	Marking	Package	Packing
STD12N50DM2	12N50DM2	DPAK	Tape and reel

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK package information	10
	4.2	Packing information	13
5	Revisio	on history	15



1 Electrical ratings

 Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	±25	V
ID	Drain current (continuous) at $T_C = 25 \ ^{\circ}C$	11	А
ID	Drain current (continuous) at Tc= 100 °C	8	A
IDM ⁽¹⁾	Drain current (pulsed)	44	А
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	110	W
dv/dt ⁽²⁾	Peak diode recovery voltage slope	40	V/ns
dv/dt ⁽³⁾	MOSFET dv/dt ruggedness	50	V/ns
T _{stg}	Storage temperature range	55 to 150	°C
Tj	Operating junction temperature range	-55 to 150	C

Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(2)}$ I_{SD} \leq 11 A, di/dt \leq 400 A/µs; V_{DS peak} < V_{(BR)DSS}, V_{DD} = 80% V_(BR)DSS

 $^{(3)}$ V_{DS} ≤ 400 V

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj} -case	Thermal resistance junction-case max	1.14	0CAN
Rthj-pcb ⁽¹⁾	Rthj-pcb ⁽¹⁾ Thermal resistance junction-pcb max		°C/W

Notes:

 $^{(1)}\!When$ mounted on a 1-inch² FR-4, 2 oz Cu board

Table 4: Avalanche characteristics

Symbol	Symbol Parameter		Unit
I _{AR}	Avalanche current, repetetive or not repetetive (pulse width limited by T _{jmax})	2.5	А
Eas	Single pulse avalanche energy (starting T_j = 25 °C, I_D = I_{AR} , V_{DD} = 50 V)	320	mJ



2 Electrical characteristics

(T_c = 25 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 V$, $I_D = 1 mA$	500			>
	Zoro goto voltago	$V_{GS} = 0 V, V_{DS} = 500 V$			1	μA
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 500 V,$ $T_{C} = 125 \ ^{\circ}C^{(1)}$			100	μA
lgss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			±10	μA
$V_{\text{GS(th)}}$	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5.5 \text{ A}$		0.299	0.350	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	628	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	38	-	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	-	1.2	-	рF
Coss eq. ⁽¹⁾	Equivalent output capacitance	$V_{DS} = 0 V$ to 400 V, $V_{GS} = 0 V$	-	69	-	рF
Rg	Intrinsic gate resistance	f = 1 MHz open drain	-	7	-	Ω
Qg	Total gate charge	V _{DD} = 400 V, I _D = 11 A,	-	16	-	nC
Q _{gs}	Gate-source charge	V _{GS} = 10 V (see Figure 15: "Test	-	4.6	-	nC
Q _{gd}	Gate-drain charge	circuit for gate charge behavior")	-	7	-	nC

Table 6: Dynamic

Notes:

 $^{(1)}$ Coss $_{eq.}$ is defined as a constant equivalent capacitance giving the same charging time as Coss when VDs increases from 0 to 80% VDss

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 250 \text{ V}, I_D = 5.5 \text{ A}$	-	12.5	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	9	-	ns
t _{d(off)}	Turn-off-delay time	resistive load switching times"	-	28	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	9.8	-	ns

Table 7: Switching times

DocID026806 Rev 2



Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD}	Source-drain current		-		11	A
Isdm ⁽¹⁾	Source-drain current (pulsed)		-		44	A
V _{SD} ⁽²⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 11 A	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/µs,	-	140		ns
Qrr	Reverse recovery charge	V _{DD} = 60 V (see Figure 16: "Test circuit for inductive load switching and diode recovery	-	0.707		μC
Irrm	Reverse recovery current	times")	-	10.1		A
t _{rr}	Reverse recovery time	I _{SD} = 11 A, di/dt = 100 A/µs,	-	190		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$ (see Figure 16: "Test circuit for inductive load switching and	-	1.111		μC
Irrm	Reverse recovery current	diode recovery times")	-	11.7		А

Table 8: Source drain di	liode
--------------------------	-------

Notes:

⁽¹⁾Pulse width is limited by safe operating area

 $^{(2)}\text{Pulse test:}$ pulse duration = 300 $\mu\text{s},$ duty cycle 1.5%







DocID026806 Rev 2



Electrical characteristics









3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



4.1 DPAK package information



DocID026806 Rev 2



STD12N50DM2

Package information

DM2				
	Table 9: DPAK (TO-252) type A2 mechanical da	ita	
Dim.		mm		
Dini.	Min.	Тур.	Max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
С	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	5.10	5.20	5.30	
е	2.16	2.28	2.40	
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
L1	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	



Package information

STD12N50DM2







4.2 Packing information



Figure 23: DPAK (TO-252) reel outline



Table 10: DPAK (TO-252) tape and reel mechanical data						
	Таре		Reel			
Dim.	mm		Dim	mm		
	Min.	Max.	Dim.	Min.	Max.	
A0	6.8	7	A		330	
B0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
E	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Base qty.		2500	
P1	7.9	8.1	Bulk qty. 2500		2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Table 10: DPAK (TO-252) tape and reel mechanical dat



5 Revision history

Table 11: Document revision history

Date	Revision	Changes	
26-Aug-2014	1	First release.	
07-Mar-2016	2	Text and formatting changes throughout document In Section 1: "Electrical ratings": - updated Table 4: "Avalanche characteristics" In Section 2: "Electrical characteristics" - updated Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source drain diode" Added Section 2.1: "Electrical characteristics (curves)" Updated Section 4: "Package information"	



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

