

PowerFLAT[™] 5x6 HV

Figure 1: Internal schematic diagram

8

6 5

7

2

1

3

Top View

4

D(5, 6, 7, 8)

S(1, 2, 3)

N-channel 600 V, 0.278 Ω typ., 9 A MDmesh[™] M2 Power MOSFET in a PowerFLAT™ 5x6 HV package

Datasheet - production data

Features

Order code	V _{DS} @ T _{Jmax}	RDS(on) max.	ID
STL18N60M2	650 V	0.308 Ω	9 A

- Extremely low gate charge
- Excellent output capacitance (COSS) profile
- 100% avalanche tested •
- Zener-protected

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using MDmesh[™] M2 technology. Thanks to its strip layout and an improved vertical structure, the device exhibits low on-resistance and optimized switching characteristics, rendering it suitable for the most demanding high efficiency converters.

AM15540v1 Table 1: Device summarv

Order code	Marking	Package	Packing	
STL18N60M2	18N60M2	PowerFLAT™ 5x6 HV	Tape and reel	

G(4) \bigcirc

DocID026517 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5x6 HV package information	10
	4.2	PowerFLAT™ 5x6 packing information	12
5	Revisio	n history	14



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate-source voltage	± 25	V
ID ⁽¹⁾	Drain current (continuous) at T _C = 25 °C	9	А
I _D ⁽¹⁾	Drain current (continuous) at Tc= 100 °C	5.5	А
I _{DM} ⁽²⁾	Drain current (pulsed)	36	А
Ртот ⁽²⁾	Total dissipation at $T_C = 25 \text{ °C}$	57	W
lar	Avalanche current, repetitive or notrepetitive (pulse width limited by T_j max)	2	А
Eas	Single pulse avalanche energy (starting $T_j = 25 \text{ °C}, I_D = I_{AR}, V_{DD} = 50 \text{ V}$)		mJ
dv/dt ⁽³⁾	Peak diode recovery voltage slope	15	V/ns
dv/dt ⁽⁴⁾	4) MOSFET dv/dt ruggedness		V/ns
T _{stg}	Storage temperature range	- 55 to 150	°C
Tj	Operating junction temperature range	- 55 10 150	C

Notes:

 $^{(1)}\mbox{The}$ value is limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $\label{eq:ISD} ^{(3)} I_{SD} \leq 9 \text{ A, } di/dt \leq 400 \text{ A}/\mu \text{s; } \text{V}_{\text{DS}(\text{peak})} \leq \text{V}_{(\text{BR})\text{DSS}}, \text{ V}_{\text{DD}} = \ 400 \text{ V}.$

 $^{(4)}V_{DS} \le 480 \text{ V}.$

Table	3:	Thermal	data

Symbol	Parameter	Value	Unit
Rthj-case	Thermal resistance junction-case	2.2	°C/W
Rthj-pcb ⁽¹⁾	Thermal resistance junction-pcb	59	°C/W

Notes:

⁽¹⁾When mounted on 1inch² FR-4 board, 2 oz Cu.



2 **Electrical characteristics**

(T_C = 25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	600			V
	Zoro goto voltago drain	$V_{GS} = 0 V, V_{DS} = 600 V$			1	μA
IDSS	Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 600 V,$ $T_{C} = 125 \ ^{\circ}C \ ^{(1)}$			100	μA
Igss	Gate-body leakage current	$V_{DS} = 0 V$, $V_{GS} = \pm 25 V$			10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on-resistance	$V_{GS} = 10 \text{ V}, I_D = 4.5 \text{ A}$		0.278	0.308	Ω

Table 4: On/off states

Notes:

⁽¹⁾ Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	791	-	pF
Coss	Output capacitance	V _{DS} = 100 V, f = 1 MHz,	-	40	-	pF
Crss	Reverse transfer capacitance	$V_{GS} = 0 V$		1.3	-	рF
Coss eq. ⁽¹⁾	Output equivalent capacitance	V_{DS} = 0 V to 480 V, V_{GS} = 0 V	-	164.5	-	рF
Rg	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	5.6	-	Ω
Qg	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 13 \text{ A},$	-	21.5	-	nC
Qgs	Gate-source charge	V _{GS} = 0 to 10 V	-	3.2	-	nC
Q_{gd}	Gate-drain charge	(see Figure 15: "Test circuit for gate charge behavior")	-	11.3	-	nC

Table 5: Dynamic

Notes:

 $^{(1)}C_{oss eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{Ds} increases from 0 to 80 % V_{DS}.

Table 6	Switching	times
---------	-----------	-------

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 6.5 \text{ A}$	-	12	-	ns
tr	Rise time	$R_G = 4.7 \Omega$, $V_{GS} = 10 V$	-	9	-	ns
t _{d(off)}	Turn-off-delay time	(see Figure 14: "Test circuit for resistive load switching times"	-	47	-	ns
t _f	Fall time	and Figure 19: "Switching time waveform")	-	10.6	-	ns



Electrical characteristics

	Table 7: Source drain diode							
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit		
Isd	Source-drain current		-		9	А		
I _{SDM} ⁽¹⁾	Source-drain current (pulsed)				36	А		
Vsd ⁽²⁾	Forward on voltage	$V_{GS} = 0 V, I_{SD} = 13 A$	-		1.6	V		
trr	Reverse recovery time	I _{SD} = 13 A, di/dt = 100 A/µs,	-	305		ns		
Qrr	Reverse recovery charge	$V_{DD} = 60 V$	-	3.3		μC		
Irrm	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	22		A		
trr	Reverse recovery time	I _{SD} = 13 A, di/dt = 100 A/µs,	-	417		ns		
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, \text{ T}_{j} = 150 \text{ °C}$	-	4.6		μC		
I _{RRM}	Reverse recovery current	(see Figure 16: "Test circuit for inductive load switching and diode recovery times")	-	22.2		A		

Notes:

⁽¹⁾Pulse width is limited by safe operating area.

 $^{(2)}\text{Pulse test: pulse duration}$ = 300 $\mu\text{s},$ duty cycle 1.5 %.



2.1 Electrical characteristics (curves)









51

Electrical characteristics







3 Test circuits









4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



Package information

STL18N60M2





57

Package information

	Table 8: PowerFLAT™	5x6 HV mechanical data	1	
Dim.		mm		
Dim.	Min.	Тур.	Max.	
A	0.80		1.00	
A1	0.02		0.05	
A2		0.25		
b	0.30		0.50	
С	5.8	6	6.1	
D	5.10	5.20	5.30	
E	6.05	6.15	6.25	
E2	3.10	3.20	3.30	
D2	4.30	4.40	4.50	
D4	4.8	5	5.1	
е		1.27		
L	0.50	0.55	0.60	
K	1.90	2.00	2.10	





4.2 PowerFLAT[™] 5x6 packing information



Figure 23: PowerFLAT™ 5x6 package orientation in carrier tape





Package information





5 **Revision history**

Table 9: Document revision history	Table 9:	Document	revision	history
------------------------------------	----------	----------	----------	---------

Date	Revision	Changes	
12-Jun-2014	1	First release.	
02-Aug-2017	2	Updated title, features and description in cover page. Updated <i>Table 4:</i> "On/off states", Figure 3: "Thermal impedance", Figure 11: "Normalized on-resistance vs temperature" and Section 4: "Package information". Minor text changes.	



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

