

🕳 Order

Now



TLV9152 ZHCSKG4-OCTOBER 2019

TLV915x 4.5-MHz、轨至轨输入/输出、低失调电压、 低噪声运算放大器

Technical

Documents

特性 1

- 低失调电压: ±125µV
- 低失调电压温漂: ±0.3µV/℃ .
- 低噪声:1kHz 时为 10.5nV/√Hz
- 高共模抑制: 120dB .
- 低偏置电流:±10pA •
- 轨至轨输入和输出
- 宽带宽: 4.5MHz GBW •
- 高压摆率: 20V/µs
- 低静态电流:每个放大器 560µA
- 宽电源电压范围: ±1.35V 至 ±8V, 2.7V 至 16V
- 强大的 EMIRR 性能: 输入引脚上采用 EMI/RFI 滤 波器
- 电源轨的差分和共模输入电压范围
- 业界通用封装: •
 - SOT-23-5、SC70-5 和 SOT553 单体封装
 - SOIC-8, SOT-23-8, TSSOP-8, VSSOP-8, WSON-8 和 X2QFN-10 双列封装
 - SOIC-14、TSSOP-14、WQFN-14 和 WQFN-16 四列封装

2 应用

- 低功率音频前置放大器
- 多路复用数据采集系统
- 测试和测量设备 •
- ADC 驱动器放大器
- SAR ADC 基准缓冲器
- 可编程逻辑控制器 .
- 高侧和低侧电流感应
- 高精度比较器

3 说明

🧷 Tools &

Software

TLV915x 系列(TLV9151、TLV9152 和 TLV9154) 是 16V 通用运算放大器系列。这些器件具有出色的直 流精度和交流性能,包括轨至轨输出、低失调电压(± 125µV, 典型值)、低温漂(±0.3µV/°C, 典型值)和 4.5MHz 带宽。

Support &

Community

22

TLV915x 具有便利的 特性,例如宽差分输入电压范 围、高输出电流 (±75mA)、高压摆率 (20V/µs) 以及低 噪声 (10.5nV/vHz),这些特性使其成为一款适用于工 业应用的可靠低噪声运算放大器。

TLV915x 系列运算放大器采用标准封装,额定工作温 度范围为 -40°C 至 125°C。


器件信息(1)

储厂间心					
器件型号	封装	封装尺寸(标称值)			
	SOT-23 (5) ⁽²⁾	2.90mm × 1.60mm			
TLV9151	SOT-23 (6) ⁽²⁾	2.90mm × 1.60mm			
1209151	SC70 (5) ⁽²⁾	2.00mm × 1.25mm			
	SOT-553 (5) ⁽²⁾	1.60mm × 1.20mm			
	SOIC (8) ⁽²⁾	4.90mm × 3.90mm			
	TSSOP (8) ⁽²⁾	3.00mm × 4.40mm			
TLV9152	VSSOP (8) ⁽²⁾	3.00mm × 3.00mm			
1209152	VSSOP (10) ⁽²⁾	3.00mm × 3.00mm			
	WSON (8) ⁽²⁾	2.00mm × 2.00mm			
	X2QFN (10) ⁽²⁾	1.50mm × 1.50mm			
	SOIC (14) ⁽²⁾	8.65mm × 3.90mm			
TLV9154	TSSOP (14) ⁽²⁾	5.00mm × 4.40mm			
1209104	WQFN (16) ⁽²⁾	3.00mm × 3.00mm			
	WQFN (14) ⁽²⁾	2.00mm × 2.00mm			

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

(2) 此封装仅为预览版。

TLV915x 应用于单极低通滤波器





Texas Instruments

目录

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录
5	Pin	Configuration and Functions 3
6	Spe	cifications 10
	6.1	Absolute Maximum Ratings 10
	6.2	ESD Ratings 10
	6.3	Recommended Operating Conditions 10
	6.4	Thermal Information for Single Channel 10
	6.5	Thermal Information for Dual Channel 11
	6.6	Thermal Information for Quad Channel 11
	6.7	Electrical Characteristics 12
7	Deta	ailed Description 14
	7.1	Overview 14
	7.2	Functional Block Diagram 14
	7.3	Feature Description 15

	7.4	Device Functional Modes	21
8	Appl	ication and Implementation	22
		Application Information	
	8.2	Typical Applications	22
9	Powe	er Supply Recommendations	24
10		out	
	10.1	Layout Guidelines	24
	10.2	Layout Example	25
11	器件	和文档支持	26
	11.1	器件支持	
	11.2	文档支持	26
	11.3	接收文档更新通知	26
	11.4	社区资源	26
	11.5	商标	26
	11.6	静电放电警告	26
	11.7	Glossary	27
12	机械	、封装和可订购信息	28


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。


日期	修订版本	说明
2019 年 10 月	*	初始发行版。



5 Pin Configuration and Functions



(1) Package is preview only.




(1) Package is preview only.

Pin Functions: TLV9151

	PIN			
NAME	DBV, DCK, DRL	DCK	I/O	DESCRIPTION
+IN	3	1	I	Noninverting input
–IN	4	3	I	Inverting input
OUT	1	4	0	Output
V+	5	5	—	Positive (highest) power supply
V-	2	2	—	Negative (lowest) power supply



TLV9151S DBV and DRL Package⁽¹⁾ 6-Pin SOT-23 and SOT-563 Top View





(1) Package is preview only.

Pin Functions: TLV9151S

P	IN	1/0	DESCRIPTION
NAME	DBV, DRL	I/O	DESCRIPTION
+IN	3	I	Noninverting input
-IN	4	I	Inverting input
OUT	1	0	Output
SHDN	5	I	Shutdown (active low) logic input
V+	6	_	Positive (highest) power supply
V-	2		Negative (lowest) power supply








(1) Package is preview only.


TLV9152 DSG Package⁽¹⁾⁽²⁾ 8-Pin WSON With Exposed Thermal Pad Top View




- (1) Connect thermal pad to V-.
- (2) Package is preview only. See Packages With an Exposed Thermal Pad section for more information.

Pin Functions: TLV9152

	PIN		
NAME	SOIC, TSSOP, VSSOP, WSON	I/O	DESCRIPTION
+IN A	3	I	Noninverting input, channel A
+IN B	5	I	Noninverting input, channel B
–IN A	2	I	Inverting input, channel A
–IN B	6	I	Inverting input, channel B
OUT A	1	0	Output, channel A
OUT B	7	0	Output, channel B
V+	8	—	Positive (highest) power supply
V–	4	—	Negative (lowest) power supply








(1) Package is preview only.

Pin Functions: TLV9152S


	PIN			DECODIDITION
NAME	VSSOP	X2QFN	- I/O	DESCRIPTION
+IN A	3	10	I	Noninverting input, channel A
+IN B	7	4	I	Noninverting input, channel B
–IN A	2	9	I	Inverting input, channel A
–IN B	8	5	I	Inverting input, channel B
OUT A	1	8	0	Output, channel A
OUT B	9	6	0	Output, channel B
SHDN 1	5	2	I	Shutdown, channel 1: low = amplifier enabled, high = amplifier disabled. See <i>Shutdown</i> section for more information.
SHDN 2	6	3	I	Shutdown, channel 2: low = amplifier enabled, high = amplifier disabled. See <i>Shutdown</i> section for more information.
V+	10	7	_	Positive (highest) power supply
V–	4	1	—	Negative (lowest) power supply







(1) Package is preview only.





- Connect thermal pad to V–. See Packages With an Exposed Thermal Pad section for more information.
- (2) Package is preview only.





(1) Package is preview only.


Texas Instruments

Pin Functions: TLV9154

	PIN		1/0	DECODIDION
NAME	SOIC, TSSOP	WQFN	I/O	DESCRIPTION
IN1+	3	1	I	Noninverting input, channel 1
IN1-	2	16	I	Inverting input, channel 1
IN2+	5	3	I	Noninverting input, channel 2
IN2-	6	4	I	Inverting input, channel 2
IN3+	10	10	I	Noninverting input, channel 3
IN3–	9	9	I	Inverting input, channel 3
IN4+	12	12	I	Noninverting input, channel 4
IN4–	13	13	I	Inverting input, channel 4
NC	—	6, 7	_	Do not connect
OUT1	1	15	0	Output, channel 1
OUT2	7	5	0	Output, channel 2
OUT3	8	8	0	Output, channel 3
OUT4	14	14	0	Output, channel 4
V+	4	2	_	Positive (highest) power supply
V-	11	11	_	Negative (lowest) power supply



TLV9154S RTE Package⁽¹⁾ 16-Pin WQFN With Exposed Thermal Pad Top View



(1) Package is preview only.

Pin Functions: TLV9154S

I	PIN	1/0	DECODIDATION
NAME	RTE	- I/O	DESCRIPTION
IN1+	1	I	Noninverting input, channel 1
IN1–	16	I	Inverting input, channel 1
IN2+	3	I	Noninverting input, channel 2
IN2–	4	I	Inverting input, channel 2
IN3+	10	I	Noninverting input, channel 3
IN3–	9	I	Inverting input, channel 3
IN4+	12	I	Noninverting input, channel 4
IN4–	13	I	Inverting input, channel 4
OUT1	15	0	Output, channel 1
OUT2	5	0	Output, channel 2
OUT3	8	0	Output, channel 3
OUT4	14	0	Output, channel 4
SHDN12	6	I	Shutdown (active low), channel 1 & 2, logic input
SHDN34	7	I	Shutdown (active low), channel 3 & 4, logic input
VCC+	2	—	Positive (highest) power supply
VCC-	11	_	Negative (lowest) power supply

6 Specifications

6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, $V_S = (V+)$) – (V–)	0	20	V
	Common-mode voltage (2)	(V–) – 0.5	(V+) + 0.5	V
Signal input pins	Differential voltage ⁽²⁾		V _S + 0.2	V
	Current ⁽²⁾	-10	10	mA
Output short-circuit (3)		Continuc	Continuous	
Operating ambient temperature, T _A		-55	150	°C
Junction temperature, T_J			150	°C
Storage temperature, T _{stg}	9	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

6.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	2.7	16	V
VI	Input voltage range	(V–) – 0.1	(V+) + 0.1	V
T _A	Specified temperature	-40	125	°C

6.4 Thermal Information for Single Channel

			ті	_V9151, TLV915	1S		
THERMAL METRIC ⁽¹⁾			V ⁽²⁾ T-23)	DCK ⁽²⁾ (SC70)			UNIT
		5 PINS	6 PINS	5 PINS	5 PINS	6 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
ΨJT	Junction-to-top characterization parameter	TBD	TBD	TBD	TBD	TBD	°C/W
ψ _{JB} Junction-to-board characterization parameter		TBD	TBD	TBD	TBD	TBD	°C/W
R _{θJC(bot)} Junction-to-case (bottom) thermal resistance		TBD	TBD	TBD	TBD	TBD	°C/W

 For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for TLV9151.

6.5 Thermal Information for Dual Channel

				ті	V9152, TLV915	25			
т	THERMAL METRIC ⁽¹⁾		DDF ⁽²⁾ (SOT-23-8)	DGK ⁽²⁾ (VSSOP)	DGS ⁽²⁾ (VSSOP)	DSG ⁽²⁾ (WSON)	PW ⁽²⁾ (TSSOP)	RUG ⁽²⁾ (X2QFN)	UNIT
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	8 PINS	10 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	138.7	TBD	TBD	TBD	TBD	TBD	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	78.7	TBD	TBD	TBD	TBD	TBD	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	82.2	TBD	TBD	TBD	TBD	TBD	TBD	°C/W
ΨJT	Junction-to-top characterization parameter	27.8	TBD	TBD	TBD	TBD	TBD	TBD	°C/W
ΨJB	Junction-to-board characterization parameter	81.4	TBD	TBD	TBD	TBD	TBD	TBD	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	TBD	TBD	TBD	TBD	TBD	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for TLV9152.

6.6 Thermal Information for Quad Channel

			٦	LV9154, TLV9154	S		
THERMAL METRIC ⁽¹⁾		D ⁽²⁾ PW ⁽²⁾ (SOIC) (TSSOP)			RTE ⁽²⁾ (WQFN)	RUC ⁽²⁾ (WQFN)	UNIT
			14 PINS	16 PINS	16 PINS	14 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
R_{\thetaJB}	Junction-to-board thermal resistance	TBD	TBD	TBD	TBD	TBD	°C/W
ΨJT	Junction-to-top characterization parameter	TBD	TBD	TBD	TBD	TBD	°C/W
Ψјв	Junction-to-board characterization parameter	TBD	TBD	TBD	TBD	TBD	°C/W
R _{0JC(bot)}	lunction-to-case (bottom) thermal		TBD	TBD	TBD	TBD	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for TLV9154.

6.7 Electrical Characteristics

For $V_S = (V_+) - (V_-) = 2.7 \text{ V}$ to 16 V (±1.35 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT	
OFFSET V	OLTAGE	1						
					±125	±675		
V _{OS}	Input offset voltage	V _{CM} = V-	$T_A = -40^{\circ}C$ to $125^{\circ}C$			±720	μV	
dV _{OS} /dT	Input offset voltage drift		$T_A = -40^{\circ}C$ to $125^{\circ}C$		±0.3		µV/°C	
	Input offset voltage	$V_{CM} = V$ -, $V_{S} = 4 V$ to 16 V	T 4000 / 40500		±0.3	±1		
PSRR	versus power supply	$V_{CM} = V_{-}, V_{S} = 2.7 \text{ V to } 16 \text{ V}^{(1)}$	$-T_{A} = -40^{\circ}C$ to 125°C		±1	±5	μV/V	
	Channel separation	f = 0 Hz			5		μV/V	
INPUT BIA	AS CURRENT							
IB	Input bias current				±10		pА	
I _{OS}	Input offset current				±10		pА	
NOISE								
E _N	Input voltage noise	f = 0.1 Hz to 10 Hz			1.5		μV_{PP}	
⊏N	Input voltage noise				0.25		μV_{RMS}	
•	Input voltage noise	f = 1 kHz			10		nV/√ Hz	
e _N	density	f = 10 kHz 9.5						
i _N	Input current noise	f = 1 kHz			2		fA/√Hz	
INPUT VO	LTAGE RANGE							
V _{CM}	Common-mode voltage range			(V–) – 0.2		(V+) + 0.2	V	
		$V_{S} = 16 \text{ V}, (V-) - 0.1 \text{ V} < V_{CM} < (V+) - 2 \text{ V} (Main input pair)$		109	130			
CMRR	Common-mode rejection	$V_{S} = 4 V$, (V–) – 0.1 V < V_{CM} < (V+) – 2 V (Main input pair)	$T_A = -40^{\circ}C$ to $125^{\circ}C$	84	100		dB	
CIVIER	ratio	$V_{S} = 2.7 V$, (V–) – 0.1 V < V_{CM} < (V+) – 2 V (Main input pair) ⁽¹⁾		75	95		uВ	
		$V_{S} = 2.7 V \text{ to } 16 V, (V+) - 1 V < V_{CM} < (V+) + 0.1 V (Aux input pair)$			85			
INPUT CA	PACITANCE							
Z _{ID}	Differential				100 3		$M\Omega \parallel pF$	
Z _{ICM}	Common-mode				6 1		$T\Omega \parallel pF$	
OPEN-LO	OP GAIN							
	$V_{S} = 16 V, V_{CM} = V -$		120	145				
		$(V-) + 0.1 V < V_0 < (V+) - 0.1 V$	$T_A = -40^{\circ}C$ to $125^{\circ}C$		142			
٨		$V_{S} = 4 V, V_{CM} = V -$		104	130		dB	
A _{OL}	Open-loop voltage gain	bop voltage gain $(V-) + 0.1 V < V_0 < (V+) - 0.1 V$	$T_A = -40^{\circ}C$ to $125^{\circ}C$		125			
		$V_{S} = 2.7 V, V_{CM} = V -$		101	120			
		$(V-) + 0.1 V < V_0 < (V+) - 0.1 V^{(1)}$	$T_A = -40^{\circ}C$ to $125^{\circ}C$	118				

(1) Specified by characterization only.



Electrical Characteristics (continued)

For $V_S = (V_+) - (V_-) = 2.7 \text{ V}$ to 16 V (±1.35 V to ±20 V) at $T_A = 25^{\circ}\text{C}$, $R_L = 10 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT	
FREQUEN	ICY RESPONSE		1					
GBW	Gain-bandwidth product				4.5		MHz	
SR	Slew rate	V _S = 16 V, G = +1, C _L = 20 pF			20		V/µs	
		To 0.01%, $V_S = 40 \text{ V}$, $V_{STEP} = 10 \text{ V}$,	G = +1, CL = 20 pF		2.5			
	O attilize a time a	To 0.01%, $V_S = 40$ V, $V_{STEP} = 2$ V , O	G = +1, CL = 20 pF		1.5		_	
s	Settling time	To 0.1%, $V_S = 40 \text{ V}$, $V_{STEP} = 10 \text{ V}$, $C_{STEP} = 10 \text{ V}$	G = +1, CL = 20 pF		2		μS	
		To 0.1%, V_S = 40 V, V_{STEP} = 2 V , G	= +1, CL = 20 pF		1			
	Phase margin	$G = +1, R_L = 10 \text{ k}\Omega$			60		0	
	Overload recovery time	$V_{IN} \times gain > V_S$			600		ns	
THD+N	Total harmonic distortion + noise	$V_{S} = 16 V, V_{O} = 3 V_{RMS}, G = 1, f = 1$	kHz	(0.0001%			
OUTPUT								
			$V_{S} = 16 V, R_{L} = no load^{(1)}$		5	10	-	
			V_{S} = 16 V, R_{L} = 10 k Ω		50	55		
	Voltage output swing		V_{S} = 16 V, R_{L} = 2 k Ω		200	250	mV	
	from rail	Positive and negative rail headroom	V_{S} = 2.7 V, R_{L} = no load ⁽¹⁾		1	6	mv	
			V_S = 2.7 V, R_L = 10 k Ω		5	12		
			$V_S = 2.7 V, R_L = 2 k\Omega$		25	40		
I _{sc}	Short-circuit current				±75		mA	
C _{LOAD}	Capacitive load drive				1000		pF	
Zo	Open-loop output impedance	$f = 1 \text{ MHz}, I_0 = 0 \text{ A}$		400		Ω		
POWER S	UPPLY							
	Quiescent current per				560	685	μA	
lQ	amplifier	$I_0 = 0 A$	$T_A = -40^{\circ}C$ to 125°C			735	μΑ	

7 Detailed Description


7.1 Overview

The TLV915x family (TLV9151, TLV9152, and TLV9154) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset ($\pm 125 \mu$ V, typ), low offset drift ($\pm 0.3 \mu$ V/°C, typ), and 4.5-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (\pm 80 mA), high slew rate (21 V/µs), low power operation (560 µA, typ) and shutdown functionality make the TLV915x a robust, high-speed, high-performance operational amplifier for industrial applications.

7.2 Functional Block Diagram





7.3 Feature Description

7.3.1 Input Protection Circuitry

The TLV915x uses a unique input architecture to eliminate the requirement for input protection diodes but still provides robust input protection under transient conditions. shows conventional input diode protection schemes that are activated by fast transient step responses and introduce signal distortion and settling time delays because of alternate current paths, as shown in 🕅 1. For low-gain circuits, these fast-ramping input signals forward-bias back-to-back diodes, causing an increase in input current and resulting in extended settling time.




图 1. Back-to-Back Diodes Create Settling Issues

The TLV915x family of operational amplifiers provides a true high-impedance differential input capability for highvoltage applications using a patented input protection architecture that does not introduce additional signal distortion or delayed settling time, making the device an optimal op amp for multichannel, high-switched, input applications. The TLV9151 tolerates a maximum differential swing (voltage between inverting and non-inverting pins of the op amp) of up to 40 V, making the device suitable for use as a comparator or in applications with fastramping input signals such as data-acquisition systems; see the TI TechNote *MUX-Friendly Precision Operational Amplifiers* for more information.

7.3.2 EMI Rejection

The TLV915x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV915x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.



Feature Description (接下页)

7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV915x is 150°C. Exceeding this temperature causes damage to the device. The TLV915x has a thermal protection feature that reduces damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 170°C. shows an application example for the TLV9151 that has significant self heating because of its power dissipation (0.81 W). Thermal calculations indicate that for an ambient temperature of 65°C, the device junction temperature must reach 177°C. The actual device, however, turns off the output drive to recover towards a safe junction temperature. shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above the internal limit, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor R_L . If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.



Feature Description (接下页)

7.3.4 Common-Mode Voltage Range

The TLV915x is a 16-V, rail-to-rail input operational amplifier with an input common-mode range that extends 200 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in \mathbb{Z} 2. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) – 2 V. There is a small transition region, typically (V+) – 2 V to (V+) – 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region.

For more information on common-mode voltage range and PMOS/NMOS pair interaction, see *Op Amps With Complementary-Pair Input Stages* application note.




图 2. Rail-to-Rail Input Stage

7.3.5 Phase Reversal Protection

The TLV915x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in non-inverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV915x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. For more information on phase reversal, see *Op Amps With Complementary-Pair Input Stages* application note.



Feature Description (接下页)

7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. shows an illustration of the ESD circuits contained in the TLV915x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.

An ESD event is very short in duration and very high voltage (for example; 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example; 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.




Feature Description (接下页)

7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV915x is approximately 500 ns.

7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.





Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation ($\mu + \sigma$) in order to most accurately represent the typical value.

TLV9152

ZHCSKG4-OCTOBER 2019



Feature Description (接下页)

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV915x, the typical input voltage offset is 125 μ V, so 68.2% of all TLV915x devices are expected to have an offset from –125 μ V to 125 μ V. At 4 σ (±500 μ V), 99.9937% of the distribution has an offset voltage less than ±500 μ V, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV915x family has a maximum offset voltage of 675 μ V at 25°C, and even though this corresponds to about 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 675 μ V will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6 σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the TLV915x family does not have a maximum or minimum for offset voltage drift, but based on the typical value of 0.3 μ V/°C in the *Electrical Characteristics* table, it can be calculated that the 6 σ value for offset voltage drift is about 1.8 μ V/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

7.3.9 Packages With an Exposed Thermal Pad

The TLV915x family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V- or left floating. Attaching the thermal pad to a potential other than V- is not allowed, and performance of the device is not assured when doing so.

7.3.10 Shutdown

The TLV915xS devices feature one or more shutdown pins (SHDN) that disable the op amp, placing it into a low-power standby mode. In this mode, the op amp typically consumes about 20 μ A. The SHDN pins are active high, meaning that shutdown mode is enabled when the input to the SHDN pin is a valid logic high.

The SHDN pins are referenced to the negative supply rail of the op amp. The threshold of the shutdown feature lies around 800 mV (typical) and does not change with respect to the supply voltage. Hysteresis has been included in the switching threshold to ensure smooth switching characteristics. To ensure optimal shutdown behavior, the SHDN pins should be driven with valid logic signals. A valid logic low is defined as a voltage between V- and V- + 0.4 V. A valid logic high is defined as a voltage between V- + 1.2 V and V- + 20 V. The shutdown pin circuitry includes a pull-down resistor, which will inherently pull the voltage of the pin to the negative supply rail if not driven. Thus, to enable the amplifier, the SHDN pins should either be left floating or driven to a valid logic low. To disable the amplifier, the SHDN pins must be driven to a valid logic high. The maximum voltage allowed at the SHDN pins is V- + 20 V. Exceeding this voltage level will damage the device.

The SHDN pins are high-impedance CMOS inputs. Channels of single and dual op amp packages are independently controlled, and channels of quad op amp packages are controlled in pairs. For battery-operated applications, this feature may be used to greatly reduce the average current and extend battery life. The typical enable time out of shutdown is 30 μ s; disable time is 3 μ s. When disabled, the output assumes a high-impedance state. This architecture allows the TLV915xS family to operate as a gated amplifier, multiplexer, or programmable-gain amplifier. Shutdown time (t_{OFF}) depends on loading conditions and increases as load resistance increases. To ensure shutdown (disable) within a specific shutdown time, the specified 10-k Ω load to midsupply (V_S / 2) is required. If using the TLV915xS without a load, the resulting turnoff time significantly increases.



7.4 Device Functional Modes

The TLV915x has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V (\pm 1.35 V). The maximum power supply voltage for the TLV915x is 16 V (\pm 8 V).

The TLV915xS devices feature a shutdown pin, which can be used to place the op amp into a low-power mode. See *Shutdown* section for more information.

8 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV915x family offers excellent DC precision and DC performance. These devices operate up to 40-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 5-MHz bandwidth and high output drive. These features make the TLV915x a robust, high-performance operational amplifier for high-voltage industrial applications.

8.2 Typical Applications

8.2.1 Low-Side Current Measurement

图 4 shows the TLV9151 configured in a low-side current sensing application. For a full analysis of the circuit shown in 图 4 including theory, calculations, simulations, and measured data, see TI Precision Design TIPD129, *0-A to 1-A Single-Supply Low-Side Current-Sensing Solution*.




图 4. TLV9151 in a Low-Side, Current-Sensing Application

8.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV



Typical Applications (接下页)

8.2.1.2 Detailed Design Procedure

The transfer function of the circuit in 图 4 is given in 公式 1.

 $V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is defined using 公式 2.

$$R_{SHUNT} = \frac{V_{SHUNT}_{MAX}}{I_{LOAD} MAX} = \frac{100 \text{mV}}{1\text{A}} = 100 \text{m}\Omega$$

Using 公式 2, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV9151 to produce an output voltage of 0 V to 4.9 V. The gain needed by the TLV9151 to produce the necessary output voltage is calculated using 公式 3.

$$Gain = \frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$

Using 公式 3, the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G. 公式 4 is used to size the resistors, R_F and R_G , to set the gain of the TLV9151 to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$

5

4

2

1

0 0 0.1

0.2 0.3

Output (V) 3

Choosing R_F as 360 k Ω , R_G is calculated to be 7.5 k Ω . R_F and R_G were chosen as 360 k Ω and 7.5 k Ω because they are standard value resistors that create a 49:1 ratio. Other resistors that create a 49:1 ratio can also be used. 35 shows the measured transfer function of the circuit shown in 35 4.

8.2.1.3 Application Curves



 $I_{\text{LOAD}}\left(A\right)$

0.4 0.5 0.6 0.7 0.8

0.9 1

23

ADVANCE INFORMATION

(1)

(2)

(3)



9 Power Supply Recommendations

The TLV915x is specified for operation from 2.7 V to 40 V (\pm 1.35 V to \pm 40 V); many specifications apply from -40° C to 125°C.

CAUTION

Supply voltages larger than 40 V can permanently damage the device; see the *Absolute Maximum Ratings*.

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.

10 Layout


10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in 🛽 7, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.



10.2 Layout Example








图 7. Operational Amplifier Board Layout for Noninverting Configuration

INSTRUMENTS

Texas

www.ti.com.cn

11 器件和文档支持

- 11.1 器件支持
- 11.1.1 开发支持

11.1.1.1 TINA-TI™ (免费软件下载)

TINA™是一款简单、功能强大且易于使用的电路仿真程序,此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本,除了一系列无源和有源模型外,此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析,以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center (模拟电子实验室设计中心)免费下载,它提供全面的后续处理能力, 使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能,从而创建一 个动态的快速入门工具。

注 这些文件需要安装 TINA 软件(由 DesignSoft™提供)或者 TINA-TI 软件。请从 TINA-TI 文 件夹 中下载免费的 TINA-TI 软件。

11.1.1.2 TI 高精度设计

TLV915x 采用多种 TI 高精度设计,有关内容请访问 http://www.ti.com/ww/en/analog/precision-designs/。TI 高精度设计是由 TI 公司高精度模拟 应用 专家创建的模拟解决方案,提供了许多实用电路的工作原理、组件选择、仿真、完整印刷电路板 (PCB) 电路原理图和布局布线、物料清单以及性能测量结果。

11.2 文档支持

11.2.1 相关文档

德州仪器 (TI), 《模拟工程师电路设计指导手册: 放大器》。

德州仪器 (TI), 《AN31 放大器电路集合》。

11.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 商标

E2E is a trademark of Texas Instruments.

TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.

TINA, DesignSoft are trademarks of DesignSoft, Inc.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。



11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV9151IDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T51V	Samples
TLV9151IDCKR	ACTIVE	SC70	DCK	5	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	1HD	Samples
TLV9151SIDBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T91S	Samples
TLV9152IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T52F	Samples
TLV9152IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	27TT	Samples
TLV9152IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9152D	Samples
TLV9152IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T52G	Samples
TLV9152IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9152P	Samples
TLV9152SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	GSF	Samples
TLV9154IDR	ACTIVE	SOIC	D	14	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TLV9154D	Samples
TLV9154IPWR	ACTIVE	TSSOP	PW	14	2000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	TL9154PW	Samples
TLV9154IRUCR	ACTIVE	QFN	RUC	14	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	15F	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.



www.ti.com

PACKAGE OPTION ADDENDUM

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TLV9152, TLV9154 :

• Automotive : TLV9152-Q1, TLV9154-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9151IDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9151IDCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TLV9151SIDBVR	SOT-23	DBV	6	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9152IDDFR	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9152IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TLV9152IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9152IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9152IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9152SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1
TLV9154IDR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TLV9154IPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TLV9154IRUCR	QFN	RUC	14	3000	180.0	9.5	2.16	2.16	0.5	4.0	8.0	Q2



www.ti.com

PACKAGE MATERIALS INFORMATION

20-May-2021



*All dimensions are nominal							-
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9151IDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV9151IDCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV9151SIDBVR	SOT-23	DBV	6	3000	210.0	185.0	35.0
TLV9152IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9152IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
TLV9152IDR	SOIC	D	8	2500	853.0	449.0	35.0
TLV9152IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9152IPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV9152SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0
TLV9154IDR	SOIC	D	14	2500	853.0	449.0	35.0
TLV9154IPWR	TSSOP	PW	14	2000	366.0	364.0	50.0
TLV9154IRUCR	QFN	RUC	14	3000	205.0	200.0	30.0


DBV0005A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. Refernce JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.




DBV0005A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0005A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

8. Board assembly site may have different recommendations for stencil design.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.




DBV0006A



PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.2. This drawing is subject to change without notice.3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.




DBV0006A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DBV0006A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DSG 8


2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DDF0008A



PACKAGE OUTLINE

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.




DDF0008A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDF0008A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.




RUC0014A

PACKAGE OUTLINE

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.




RUC0014A

EXAMPLE BOARD LAYOUT

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD



3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




RUC0014A

EXAMPLE STENCIL DESIGN

X2QFN - 0.4 mm max height

PLASTIC QUAD FLAT PACK- NO LEAD




NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.




MECHANICAL DATA



B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2EFD.



RUG (R-PQFP-N10)



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司