











**TPS54531** 

ZHCSB15A - MAY 2013 - REVISED OCTOBER 2014

## TPS54531 具有 Eco-mode™ 的 5A、28V 输入、降压 SWIFT™ DC/DC 转换器


## 特性

- 输入电压范围: 3.5V 至 28V
- 可调输出电压低至 0.8V
- 集成型 80mΩ 高侧金属氧化物半导体场效应晶体管 (MOSFET) 支持高达 5A 的持续输出电压
- 在带有脉冲跳跃的轻负载条件上的高效率 Ecomode™
- 570kHz 固定开关频率
- 典型值为 1μA 的关断静态电流
- 可调慢启动可限制涌入电流
- 可编程欠压闭锁 (UVLO) 阈值
- 讨压瞬态保护
- 逐周期电流限制、频率折返和热关断保护
- 采用易于使用的耐热增强型 8 引脚 SO PowerPAD<sup>TM</sup> 封装

## 2 应用

- 消费类应用,例如机顶盒、CPE设备、LCD显示 器、外设以及电池充电器
- 工业用和车载音频电源
- 5V, 12V 和 24V 分布式电源系统

## 简化电路原理图




## 3 说明

TPS54531 器件是一款 28V、5A 非同步降压转换器, 集成有一个低 R<sub>DS(on)</sub> 的高侧 MOSFET。该器件会在 轻负载时自动激活脉冲跳跃 Eco-mode 功能以提升效 率。此外, 1µA 的关断电源电流使得该器件适用于电 池供电类 应用。具有内部斜坡补偿的电流模式控制简 化了外部补偿计算,并在允许使用陶瓷输出电容的同时 减少了组件数量。一个电阻分压器设定输入欠压闭锁的 滞后时间。过压瞬态保护电路可限制启动和瞬变期间的 电压过冲。逐周期电流限制机制、频率折返和热关断特 性可在过载条件下对器件和负载施加保护。TPS54531 器件采用 8 引脚 SO PowerPADTM 封装,内部已经过 优化, 提升了散热性能。

### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS54531	SO PowerPAD (8)	4.90mm × 3.90mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。






	Į.	目录		
1 2 3 4 5	特性	9	8.3 Feature Description	1: 1: 1:
8	Pin Configuration and Functions       3         Specifications       4         7.1 Absolute Maximum Ratings       4         7.2 Handling Ratings       4         7.3 Recommended Operating Conditions       4         7.4 Thermal Information       5         7.5 Electrical Characteristics       5         7.6 Typical Characteristics       6         Detailed Description       8	11	D Power Supply Recommendations	
	8.1 Overview	13	12.4 术语表	2

## 5 修订历史记录

Cł	anges from Original (May 2013) to Revision A			F	age
•	已添加 处理额定值表,特性 描述部分,器件功能模式部 文档支持部分以及机械、封装和可订购信息部分				
•	Added equation for I <sub>ripple</sub> in the <i>Inductor Selection</i> section				15



## 6 Pin Configuration and Functions



#### **Pin Functions**

	PIN I/O		DESCRIPTION
NO.	NAME		
1	воот	0	A 0.1-µF bootstrap capacitor is required between the BOOT and PH pins. If the voltage on this capacitor falls below the minimum requirement, the high-side MOSFET is forced to switch off until the capacitor is refreshed.
2	VIN	I	This pin is the 3.5- to 28-V input supply voltage.
3	EN	I	This pin is the enable pin. To disable, pull below 1.25 V. Float this pin to enable. Programming the input undervoltage lockout with two resistors is recommended.
4	SS	I	This pin is slow-start pin. An external capacitor connected to this pin sets the output rise time.
5	VSENSE	I	This pin is the inverting node of the transconductance (gm) error amplifier.
6	COMP	0	This pin is the error-amplifier output and the input to the PWM comparator. Connect frequency compensation components to this pin.
7	GND	_	Ground pin
8	PH	0	The PH pin is the source of the internal high-side power MOSFET.
9	PowerPAD™	_	For proper operation, the GND pin must be connected to the exposed pad.



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN	-0.3	30	
	EN	-0.3	6	
lanut Valtana	BOOT		38	V
Input Voltage	VSENSE	-0.3	3	V
	COMP	-0.3	3	
	SS	-0.3	3	
	воот-рн		8	
Output Voltage	PH	-0.6	30	V
	PH (10 ns transient from ground to negative peak)		<b>-</b> 5	
	EN		100	μА
Carrage Comment	BOOT		100	mA
Source Current	VSENSE		10	μА
	PH	Curren	t Limit	Α
	VIN	Curren	t Limit	Α
Sink Current	COMP		100	
	SS		200	μА
Operating Junction	on Temperature	-40	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Handling Ratings

			MIN	MAX	UNIT
T <sub>stg</sub>	Storage temperature range		-65	150	°C
V Electrostatic discharge	Clastrootatic disabores	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	-2	2	147
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	-1	1	kV

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	Operating Input Voltage on the VIN pin	3.5	28	V
$T_{J}$	Operating junction temperature	-40	150	°C



## 7.4 Thermal Information

	THERMAL METRIC <sup>(1)</sup>	DDA 8 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	55	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	63.2	
$R_{\theta JB}$	Junction-to-board thermal resistance	31.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	14.9	C/VV
ΨЈВ	Junction-to-board characterization parameter	31.4	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	8.3	

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics


 $T_J = -40$ °C to 150°C, VIN = 3.5V to 28V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Internal undervoltage lockout threshold	Rising and falling			3.5	V
Shutdown supply current	EN = 0V, VIN = 12V, -40°C to 85°C		1	4	μΑ
Operating – non-switching supply current	VSENSE = 0.85 V		110	190	μΑ
ENABLE AND UVLO (EN PIN)		,		•	
Enable threshold	Rising and falling		1.25	1.35	V
Input current	Enable threshold – 50 mV		-1		μА
Input current	Enable threshold + 50 mV		-4		μА
VOLTAGE REFERENCE					
Voltage reference		0.772	0.8	0.828	V
HIGH-SIDE MOSFET					
On manistance	BOOT-PH = 3 V, VIN = 3.5 V		115	200	mΩ
On resistance	BOOT-PH = 6 V, VIN = 12 V		80	150	
ERROR AMPLIFIER					
Error amplifier transconductance (gm)	$-2 \mu A < I_{(COMP)} < 2 \mu A, V_{(COMP)} = 1 V$		92		μmhos
Error amplifier DC gain (1)	VSENSE = 0.8 V		800		V/V
Error amplifier unity gain bandwidth (1)	5 pF capacitance from COMP to GND pins		2.7		MHz
Error amplifier source/sink current	V <sub>(COMP)</sub> = 1 V, 100-mV overdrive		±7		μА
Switch current to COMP transconductance <sup>(1)</sup>	VIN = 12 V		20		A/V
SWITCHING FREQUENCY					
Switching Frequency	VIN = 12V, 25°C	456	570	684	kHz
Minimum controllable on time	VIN = 12V, 25°C		105	130	ns
Maximum controllable duty ratio (1)	BOOT-PH = 6 V	90%	93%		
PULSE SKIPPING Eco-mode™					
Pulse skipping Eco-mode switch current threshold			160		mA
CURRENT LIMIT					
Current-limit threshold	VIN = 12 V	6.3	10.5		Α
THERMAL SHUTDOWN		<del></del>			
Thermal Shutdown			165		°C
SLOW START (SS PIN)		·		·	
Charge current	V <sub>(SS)</sub> = 0.4 V		2		μΑ
	•	-			

<sup>(1)</sup> Specified by design


# TEXAS INSTRUMENTS

## 7.6 Typical Characteristics





## **Typical Characteristics (continued)**





## 8 Detailed Description

#### 8.1 Overview

The TPS54531 device is a 28-V, 5-A, step-down (buck) converter with an integrated high-side n-channel MOSFET. To improve performance during line and load transients, the device implements a constant-frequency, current mode control which reduces output capacitance and simplifies external frequency compensation design. The TPS54531 device has a preset switching frequency of 570 kHz.

The TPS54531 device requires a minimum input voltage of 3.5 V for normal operation. The EN pin has an internal pullup current source that can be used to adjust the input-voltage undervoltage lockout (UVLO) with two external resistors. In addition, the pullup current provides a default condition when the EN pin is floating for the device to operate. The operating current is 110  $\mu$ A (typical) when not switching and under no load. When the device is disabled, the supply current is 1  $\mu$ A (typical).

The integrated 80-m $\Omega$  high-side MOSFET allows for high-efficiency power-supply designs with continuous output currents up to 5 A.

The TPS54531 device reduces the external component count by integrating the boot recharge diode. The bias voltage for the integrated high-side MOSFET is supplied by an external capacitor on the BOOT to PH pin. The boot capacitor voltage is monitored by an UVLO circuit and turns the high-side MOSFET off when the voltage falls below a preset threshold of 2.1 V (typical). The output voltage can be stepped down to as low as the reference voltage.


By adding an external capacitor, the slow-start time of the TPS54531 device can be adjustable which enables flexible output filter selection.

To improve the efficiency at light load conditions, the TPS54531 device enters a special pulse skipping Ecomode when the peak inductor current drops below 160 mA (typical).

The frequency foldback reduces the switching frequency during startup and overcurrent conditions to help control the inductor current. The thermal shut down provides the additional protection under fault conditions.



### 8.2 Functional Block Diagram



## 8.3 Feature Description

## 8.3.1 Fixed-Frequency PWM Control

The TPS54531 device uses a fixed-frequency, peak-current mode control. The internal switching frequency of the TPS54531 device is fixed at 570 kHz.

## 8.3.2 Voltage Reference (V<sub>ref</sub>)

The voltage reference system produces a  $\pm 2\%$  initial accuracy voltage reference ( $\pm 3.5\%$  over temperature) by scaling the output of a temperature stable bandgap circuit. The typical voltage reference is designed at 0.8 V.

## 8.3.3 Bootstrap Voltage (BOOT)

The TPS54531 device has an integrated boot regulator and requires a 0.1- $\mu$ F ceramic capacitor between the BOOT and PH pins to provide the gate-drive voltage for the high-side MOSFET. A ceramic capacitor with an X7R- or X5R-grade dielectric is recommended because of the stable characteristics over temperature and voltage. To improve drop out, the TPS54531 device is designed to operate at 100% duty cycle as long as the BOOT-to-PH pin voltage is greater than 2.1 V (typical).

#### 8.3.4 Enable and Adjustable Input Undervoltage Lockout (VIN UVLO)

The EN pin has an internal pullup current-source that provides the default condition of the TPS54531 device while operating when the EN pin floats.



## **Feature Description (continued)**

The TPS54531 device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. Using an external VIN UVLO to add at least 500-mV hysteresis is recommended unless the VIN voltage is greater than ( $V_{OUT}$  + 2 V). To adjust the VIN UVLO with hysteresis, use the external circuitry connected to the EN pin as shown in Figure 9. When the EN pin voltage exceeds 1.25 V, an additional 3  $\mu$ A of hysteresis is added. Use Equation 1 and Equation 2 to calculate the resistor values required for the desired VIN UVLO threshold voltages. The  $V_{STOP}$  should always be greater than 3.5 V.




Figure 9. Adjustable Input Undervoltage Lockout

Ren1 = 
$$\frac{V_{START} - V_{STOP}}{3 \mu A}$$

where

V<sub>START</sub> is the input start threshold voltage

Ren2 = 
$$\frac{V_{EN}}{\frac{V_{START} - V_{EN}}{Ren1} + 1 \, \mu A}$$

where

The external start and stop voltages are approximate. The actual start and stop voltages may vary.

## 8.3.5 Programmable Slow Start Using SS Pin

Programming the slow-start time externally is highly recommended because no slow-start time is implemented internally. The TPS54531 device effectively uses the lower voltage of the internal voltage reference or the SS pin voltage as the reference voltage of the power supply that is fed into the error amplifier and regulates the output accordingly. A capacitor ( $C_{SS}$ ) on the SS pin to ground implements a slow-start time. The TPS54531 device has an internal pullup current source of 2  $\mu$ A that charges the external slow-start capacitor. Use Equation 3 to calculate the slow-start time (10% to 90%).

$$T_{SS}(ms) = \frac{C_{SS}(nF) \times V_{ref}(V)}{I_{SS}(\mu A)}$$

where

• 
$$V_{ref} = 0.8 \text{ V}$$
  
•  $I_{SS} = 2 \mu A$  (3)

The slow-start time should be set between 1 ms to 10 ms to ensure good startup behavior. The value slow-start capacitor should not exceed 27 nF.

During normal operation, the TPS54531 device stops switching if the input voltage drops below the VIN UVLO threshold, the EN pin is pulled below 1.25 V, or a thermal shutdown event occurs.



## **Feature Description (continued)**

### 8.3.6 Error Amplifier

The TPS54531 device has a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the internal effective voltage reference presented at the input of the error amplifier. The transconductance of the error amplifier is 92  $\mu$ A/V during normal operation. Frequency compensation components are connected between the COMP pin and ground.

## 8.3.7 Slope Compensation

In order to prevent the sub-harmonic oscillations when operating the device at duty cycles greater than 50%, the TPS54531 device adds a built-in slope compensation which is a compensating ramp to the switch-current signal.

## 8.3.8 Current-Mode Compensation Design

The device is able to work with various types of output capacitors with appropriate compensation designs. For designs using ceramic output capacitors, proper derating of ceramic output capacitance is recommended when performing the stability analysis because the actual ceramic capacitance drops considerably from the nominal value when the applied voltage increases. For the detailed guidelines, see the *Detailed Design Procedure* section.

## 8.3.9 Overcurrent Protection and Frequency Shift

The TPS54531 device implements current mode control that uses the COMP pin voltage to turn off the high-side MOSFET on a cycle-by-cycle basis. During each cycle the switch current and the COMP pin voltage are compared. When the peak inductor current intersects the COMP pin voltage, the high-side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier responds by driving the COMP pin high, causing the switch current to increase. The COMP pin has a maximum clamp internally, which limits the output current.

The TPS54531 device provides robust protection during short circuits. Overcurrent runaway is possible in the output inductor during a short circuit at the output. The TPS54531 device solves this issue by increasing the off time during short-circuit conditions by lowering the switching frequency. The switching frequency is divided by 1, 2, 4, and 8 as the voltage ramps from 0 V to 0.8 V on VSENSE pin. The relationship between the switching frequency and the VSENSE pin voltage is listed in Table 1.

SWITCHING FREQUENCY	VSENSE PIN VOLTAGE
570 kHz	VSENSE ≥ 0.6 V
570 kHz / 2	0.6 V > VSENSE ≥ 0.4 V
570 kHz / 4	0.4 V > VSENSE ≥ 0.2 V
570 kHz / 8	0.2 V > VSENSE

**Table 1. Switching Frequency Conditions** 

## 8.3.10 Overvoltage Transient Protection

The TPS54531 device incorporates an overvoltage transient-protection (OVTP) circuit to minimize output voltage overshoot when recovering from output fault conditions or strong unload transients. The OVTP circuit includes an overvoltage comparator to compare the VSENSE pin voltage and internal thresholds. When the VSENSE pin voltage goes above 109% x  $V_{ref}$ , the high-side MOSFET is forced off. When the VSENSE pin voltage falls below 107% x  $V_{ref}$ , the high-side MOSFET is enabled again.

## 8.3.11 Thermal Shutdown

The device implements an internal thermal shutdown to protect the device if the junction temperature exceeds 165°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds the thermal trip threshold. When the die temperature decreases below 165°C, the device reinitiates the power-up sequence.



#### 8.4 Device Functional Modes

#### 8.4.1 Eco-mode™

The TPS54531 is designed to operate in pulse skipping Eco-mode at light load currents to boost light load efficiency. When the peak inductor current is lower than 160 mA (typical), the COMP pin voltage falls to 0.5 V (typical) and the device enters Eco-mode . When the device is in Eco-mode, the COMP pin voltage is clamped at 0.5-V internally which prevents the high-side integrated MOSFET from switching. The peak inductor current must rise above 160 mA for the COMP pin voltage to rise above 0.5 V and exit Eco-mode. Because the integrated current comparator catches the peak inductor current only, the average load current entering Eco-mode varies with the applications and external output filters.

#### 8.4.2 Operation With $V_{IN} < 3.5 \text{ V}$

The device is recommended to operate with input voltages above 3.5 V. The typical VIN UVLO threshold is not specified and the device can operate at input voltages down to the UVLO voltage. At input voltages below the actual UVLO voltage, the device does not switch. If the EN pin is externally pulled up or left floating, the device becomes active when the VIN pin passes the UVLO threshold. Switching begins when the slow-start sequence is initiated.

## 8.4.3 Operation With EN Control

The enable threshold voltage is 1.25 V (typical). With the EN pin is held below that voltage the device is disabled and switching is inhibited even if the VIN pin is above the UVLO threshold. The IC quiescent current is reduced in this state. If the EN voltage increases above the threshold while the VIN pin is above the UVLO threshold, the device becomes active. Switching is enabled, and the slow-start sequence is initiated.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS54531 device is typically used as a step-down converter, which converts a voltage from 3.5 V to 28 V to a lower voltage. WEBENCH® software is available to aid in the design and analysis of circuits.

For additional design needs, see the following devices:

	TPS54231	TPS54232	TPS54233	TPS54531	TPS54332
I(max)	2 A	2 A	2 A	5 A	3.5 A
Input voltage range	3.5 to 28 V	3.5 to 28 V			
Switching frequency (typ)	570 kHz	1000 kHz	285 kHz	570 kHz	1000 kHz
Switch current limit (min)	2.3 A	2.3 A	2.3 A	5.5 A	4.2 A
Pin and package	8SOIC	8SOIC	8SOIC	8SO PowerPAD™	8SO PowerPAD™

## 9.2 Typical Application




Figure 10. Typical Application Schematic

## 9.2.1 Design Requirements

For this design example, use the values listed in Table 2 as the input parameters

**Table 2. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
Input voltage range	8 to 28 V
Output voltage	5 V
Transient response, 2.5-A load step	$\Delta V_{OUT} = \pm 5\%$
Input ripple voltage	400 mV
Output ripple voltage	30 mV
Output current rating	5 A
Operating Frequency	570 kHz



## 9.2.2 Detailed Design Procedure

The following design procedure can be used to select component values for the TPS54531 device. Alternately, the WEBENCH software can be used to generate a complete design. The WEBENCH software uses an iterative design procedure and accesses a comprehensive database of components when generating a design. This section presents a simplified discussion of the design process.

#### 9.2.2.1 Switching Frequency

The switching frequency for the TPS54531 is fixed at 570 kHz.

## 9.2.2.2 Output Voltage Set Point

The output voltage of the TPS54531 device is externally adjustable using a resistor divider network. As shown in Figure 10, this divider network is comprised of R5 and R6. The relationship of the output voltage to the resistor divider is given by Equation 4 and Equation 5:

$$R6 = \frac{R5 \times V_{ref}}{V_{OUT} - V_{ref}}$$
(4)

$$V_{OUT} = V_{ref} \times \left[ \frac{R5}{R6} + 1 \right]$$
 (5)

Select a value of R5 to be approximately 10 k $\Omega$ . Slightly increasing or decreasing the value of R5 can result in closer output-voltage matching when using standard value resistors. In this design, R5 = 10.2 k $\Omega$  and R6 = 1.96 k $\Omega$ , resulting in a 4.96 V output voltage. The 51.1- $\Omega$  resistor, R4, is provided as a convenient location to break the control loop for stability testing.

## 9.2.2.3 Undervoltage Lockout Set Point

The undervoltage lockout (UVLO) can be adjusted using the external voltage divider network of R1 and R2. R1 is connected between the VIN and EN pins of the TPS54531 device and R2 is connected between the EN and GND pins. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the design example, the minimum input voltage is 8 V. Therefore the start voltage threshold is set to 7 V with 2-V hysteresis. Use Equation 1 and Equation 2 to calculate the values for the upper and lower resistor values of R1 and R2.

#### 9.2.2.4 Input Capacitors

The TPS54531 device requires an input decoupling capacitor and, depending on the application, a bulk input capacitor. The typical recommended value for the decoupling capacitor is 10  $\mu$ F. A high-quality ceramic type X5R or X7R is recommended. The voltage rating should be greater than the maximum input voltage. A smaller value can be used as long as all other requirements are met; however 10  $\mu$ F has been shown to work well in a wide variety of circuits. Additionally, some bulk capacitance may be required, especially if the TPS54531 circuit is not located within about 2 inches from the input voltage source. The value for this capacitor is not critical but should be rated to handle the maximum input voltage including ripple voltage, and should filter the output so that input ripple voltage is acceptable. For this design two 4.7- $\mu$ F capacitors are used for the input decoupling capacitor. The capacitors are X7R dielectric rated for 50 V. The equivalent series resistance (ESR) is approximately 2 m $\Omega$  and the current rating is 3 A. Additionally, a small 0.01  $\mu$ F capacitor is included for high frequency filtering.

Use Equation 6 to calculate the input ripple voltage.

$$\Delta V_{\rm IN} = \frac{I_{\rm O(MAX)} \times 0.25}{C_{\rm BULK} \times f_{\rm SW}} + \left(I_{\rm O(MAX)} \times {\rm ESR}_{\rm MAX}\right)$$

where

- I<sub>O(MAX)</sub> is the maximum load current
- C<sub>BULK</sub> is the bulk capacitor value
- ullet  $f_{\mathrm{SW}}$  is the switching frequency
- ESR<sub>MAX</sub> is the maximum series resistance of the bulk capacitor

(6)



The maximum RMS ripple current must also be checked. For worst case conditions, use Equation 7 to calculate the maximum-RMS input ripple current,  $I_{CIN(RMS)}$ .

$$I_{CIN(RMS)} = \frac{I_{O(MAX)}}{2} \tag{7}$$

In this case, the input ripple voltage is 243 mV and the RMS ripple current is 2.5 A.

#### NOTE

The actual input voltage ripple is greatly affected by parasitics associated with the layout and the output impedance of the voltage source.

The actual input voltage ripple for this circuit is listed in Table 2 and is larger than the calculated value. This measured value is still below the specified input limit of 300 mV. The maximum voltage across the input capacitors would be  $V_{IN(MAX)} + \Delta V_{IN}$  / 2. The selected bulk and bypass capacitors are each rated for 50 V and the ripple current capacity is greater than 3 A, both providing ample margin. The maximum ratings for voltage and current must not be exceeded under any circumstance.

## 9.2.2.5 Output Filter Components

Two components must be selected for the output filter,  $L_{OUT}$  and  $C_{OUT}$ . Because the TPS54531 is an externally compensated device, a wide range of filter component types and values can be supported.

#### 9.2.2.5.1 Inductor Selection

To calculate the minimum value of the output inductor, use Equation 8

$$L_{MIN} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times K_{IND} \times I_{OUT} \times f_{SW}}$$

where

 K<sub>IND</sub> is a coefficient that represents the amount of inductor ripple current relative to the maximum output current
 (8)

In general, this value is at the discretion of the designer; however, the following guidelines may be used. For designs using low-ESR output capacitors such as ceramics, a value as high as  $K_{\text{IND}} = 0.3$  may be used. When using higher ESR output capacitors,  $K_{\text{IND}} = 0.2$  yields better results.

For this design example, use  $K_{IND} = 0.3$  and the minimum inductor value is calculated as 4.8  $\mu$ H. For this design, a close, standard value was chosen: 4.7  $\mu$ H.

For the output filter inductor, do not exceed the RMS current and saturation current ratings. Use Equation 9 to calculate the inductor ripple current (I<sub>ripple</sub>).

$$I_{ripple} = \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times 0.8}$$
(9)

Use Equation 10 to calculate the RMS inductor current.

$$I_{L(RMS)} = \sqrt{I_{O(MAX)}^2 + \frac{1}{12} \times \left( \frac{V_{OUT} \times \left( V_{IN(MAX)} - V_{OUT} \right)}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times 0.8} \right)^2}$$
(10)

Use Equation 11 to calculate the peak inductor current.

$$I_{L(PK)} = I_{O(MAX)} + \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{1.6 \times V_{IN(MAX)} \times L_{OUT} \times f_{SW}}$$
(11)



For this design, the RMS inductor current is 5.03 A and the peak inductor current is 5.96 A. The selected inductor is a Wurth 4.7  $\mu$ H. This inductor has a saturation current rating of 19 A and an RMS current rating of 7 A, which meets these requirements. Smaller or larger inductor values can be used depending on the amount of ripple current the designer wants to allow, so long as the other design requirements are met. Larger value inductors have lower AC current and result in lower output voltage ripple, while smaller inductor values will increase AC current and output voltage ripple. In general, inductor values for use with the TPS54531 device are in the range of 1  $\mu$ H to 47  $\mu$ H.

#### 9.2.2.5.2 Capacitor Selection

Selecting the value of the output capacitor is based on three primary considerations. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor must supply the load with current when the regulator can not. This situation occurs if desired hold-up times occur for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if a large, fast increase occurs in the current needs of the load, such as a transition from no load to full load. The regulator usually requires two or more clock cycles for the control loop to respond to the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of drop in the output voltage. Use Equation 12 to calculate minimum output capacitance (C<sub>O</sub>) required in this case.

$$\mathsf{C}_\mathsf{O} > \frac{2 \times \Delta \mathsf{I}_\mathsf{OUT}}{f_\mathsf{SW} \times \Delta \mathsf{V}_\mathsf{OUT}}$$

where

- ΔI<sub>OUT</sub> is the change in output current
- f<sub>SW</sub> is the switching frequency of the regulator

For this example, the transient load response is specified as a 5% change in  $V_{OUT}$  for a load step of 2.5 A. For this example,  $\Delta I_{OUT} = 2.5$  A and  $\Delta V_{OUT} = 0.05$  x 5 = 0.25 V. Using these values results in a minimum capacitance of 35  $\mu$ F. This value does not consider the ESR of the output capacitor in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Use Equation 13 to calculate the minimum output capacitance needed to meet the output voltage ripple specification. In this case, the maximum output voltage ripple is 30 mV. Under this requirement Equation 13, yields  $14 \, \mu F$ .

$$C_{O} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\frac{V_{OUTripple}}{I_{ripple}}}$$

where

- $f_{\text{SW}}$  is the switching frequency
- V<sub>OUTripple</sub> is the maximum allowable output voltage ripple
- I<sub>ripple</sub> is the inductor ripple current

(13)

(12)

Use Equation 14 to calculate the maximum ESR an output capacitor can have to meet the output-voltage ripple specification. Equation 14 indicates the ESR should be less than 15.6 m $\Omega$ . In this case, the ESR of the ceramic capacitor is much smaller than 15.6 m $\Omega$ .

$$R_{ESR} < \frac{V_{OUTripple}}{I_{ripple}}$$
 (14)



Additional capacitance deratings for aging, temperature, and DC bias should be considered which increases this minimum value. For this example, two 47- $\mu$ F 10-V X5R ceramic capacitors with 3 m $\Omega$  of ESR are used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (root mean square) value of the maximum ripple current. Use Equation 15 to calculate the RMS ripple current that the output capacitor must support. For this application, Equation 15 yields 554 mA

$$I_{COUT(RMS)} = \frac{1}{\sqrt{12}} \times \left( \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{V_{IN(MAX)} \times L_{OUT} \times f_{SW} \times N_{C}} \right)$$
(15)

## 9.2.2.6 Compensation Components

Several possible methods exist to design closed loop compensation for DC-DC converters. For the ideal current mode control, the design equations can be easily simplified. The power stage gain is constant at low frequencies, and rolls off at -20 dB/decade above the modulator pole frequency. The power stage phase is 0 degrees at low frequencies and begins to fall one decade below the modulator pole frequency reaching a minimum of -90 degrees one decade above the modulator pole frequency. Use Equation 16 to calculate the modulator pole frequency.

$$f_{\text{p}\_\text{mod}} = \frac{I_{\text{O(MAX)}}}{2\pi \times V_{\text{OUT}} \times C_{\text{OUT}}}$$
(16)

For the TPS54531 device, most circuits have relatively high amounts of slope compensation. As more slope compensation is applied, the power stage characteristics deviate from the ideal approximations. The phase loss of the power stage will now approach –180 degrees, making compensation more difficult. The power stage transfer function can be solved but it requires a tedious calculation. Use the PSpice model to accurately model the power-stage gain and phase so that a reliable compensation circuit can be designed. Alternately, a direct measurement of the power stage characteristics can be used. That is the technique used in this design procedure. For this design, the calculate values are as follows:

L1 = 4.7  $\mu$ H C8 and C9 = 47  $\mu$ F (each) ESR = 3 m $\Omega$ 

Figure 11 shows the power stage characteristics.




Figure 11. Power Stage Gain and Phase Characteristics

For this design, the intended crossover frequency is 20 kHz. From the power stage gain and phase plots, the gain at 20 kHz is 5.1 dB and the phase is about –100 degrees. For 60 degrees of phase margin, additional phase boost from a feed-forward capacitor in parallel with the upper resistor of the voltage set point divider is not needed. R3 sets the gain of the compensated error amplifier to be equal and opposite the power stage gain at crossover. Use Equation 17 to calculate the required value of R3.



$$R3 = \frac{10^{\frac{-G_{PWRSTG}}{20}}}{gm_{ea}} \times \frac{V_{OUT}}{V_{ref}}$$
(17)

To maximize phase gain, the compensator zero is placed one decade below the crossover frequency of 20 kHz. Use Equation 18 to calculate the required value for C6.

$$C6 = \frac{1}{2 \cdot \pi \cdot R3 \cdot \frac{F_{CO}}{10}}$$
(18)

To maximize phase gain the high frequency pole is placed one decade above the crossover frequency of 20 kHz. The pole can also be useful to offset the ESR of aluminum electrolytic output capacitors. Use Equation 19 to calculate the value for C7.

$$C7 = \frac{1}{2 \cdot \pi \cdot R3 \cdot 10 \cdot F_{CO}} \tag{19}$$

For this design, the calculated values are as follows:

 $R3 = 37.4 \text{ k}\Omega$ 

C6 = 2200 pF

C7 = 22 pF

#### 9.2.2.7 Bootstrap Capacitor

Every TPS54531 design requires a bootstrap capacitor, C4. The bootstrap capacitor value must be  $0.1~\mu F$ . The bootstrap capacitor is located between the PH and BOOT pins. The bootstrap capacitor should be a high-quality ceramic type with X7R or X5R grade dielectric for temperature stability.

#### 9.2.2.8 Catch Diode

The TPS54531 device sis designed to operate using an external catch diode between the PH and GND pins. The selected diode must meet the absolute maximum ratings for the application. The reverse voltage must be higher than the maximum voltage at the PH pin, which is  $V_{\text{IN}(\text{MAX})} + 0.5 \text{ V}$ . Peak current must be greater than  $I_{\text{O}(\text{MAX})}$  plus on half the peak-to-peak inductor current. The forward-voltage drop should be small for higher efficiencies. The catch diode conduction time is (typically) longer than the high-side FET on time, so attention paid to diode parameters can make a marked improvement in overall efficiency. Additionally, check that the selected device is capable of dissipating the power losses. For this design, a CDBC540-G was selected, with a reverse voltage of 40 V, forward current of 5 A, and a forward-voltage drop of 0.55 V.

#### 9.2.2.9 Slow-Start Capacitor

The slow-start capacitor determines the minimum amount of time required for the output voltage to reach the nominal programmed value during power up which is useful if a load requires a controlled voltage slew rate. The slow-start capacitor is also used if the output capacitance is very large and requires large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54531 device reach the current limit. Excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. Use Equation 3 to calculate the value of the slow-start capacitor. For the example circuit, the slow-start time is not too critical because the output capacitor value is 2 × 47  $\mu$ F which does not require much current to charge to 5 V. The example circuit has the slow-start time set to an arbitrary value of 4 ms which requires a 10-nF capacitor. For the TPS54531 device, I<sub>SS</sub> is 2  $\mu$ A and V<sub>ref</sub> is 0.8 V.



## 9.2.2.10 Output Voltage Limitations

Because of the internal design of the TPS54531 device, any give voltage has both upper and lower output voltage limits for any given input voltage. The upper limit of the output-voltage set point is constrained by the maximum duty cycle of 91% and is calculated with Equation 20. The equation assumes the maximum ON resistance for the internal high-side FET.

$$V_{O(MAX)} = 0.91 \times \left( \left( V_{IN(MIN)} \ - \ I_{O(MAX)} \times R_{DS(on)max} \right) + V_{D} \right) - \left( I_{O(MAX)} \times R_{L} \right) - V_{D}$$

#### where

- V<sub>IN(MIN)</sub> = Minimum input voltage
- I<sub>O(MAX)</sub> = Maximum load current
- V<sub>D</sub> = Catch diode forward voltage
- R<sub>L</sub> = Output inductor series resistance

(20)

The lower limit is constrained by the minimum controllable on time which may be as high as 130 ns. The approximate minimum output voltage for a given input voltage and minimum load current is given by Equation 21.

$$V_{O(MIN)} = 0.089 \times \left( \left( V_{IN(MAX)} - I_{O(MIN)} \times R_{DS(on)min} \right) + V_D \right) - \left( I_{O(MIN)} \times R_L \right) - V_D$$

#### where

- V<sub>IN(MAX)</sub> = Maximum input voltage
- I<sub>O(MIN)</sub> = Minimum load current
- V<sub>D</sub> = Catch diode forward voltage
- R<sub>L</sub> = Output inductor series resistance

(21)

This equation assumes nominal on-resistance for the high-side FET and accounts for worst case variation of operating frequency set point. Any design operating near the operational limits of the device should be carefully checked to ensure proper functionality.

## 9.2.2.11 Power Dissipation Estimate

The following formulas show how to estimate the device power dissipation under continuous-conduction mode (CCM) operations. These formulas should not be used if the device is working in the discontinuous-conduction mode (DCM) or pulse-skipping Eco-mode<sup>TM</sup>.

The device power dissipation includes:

1. Conduction loss:

$$Pcon = I_{OUT}^{2} \times R_{DS(on)} \times V_{OUT} / V_{IN}$$

#### where

- I<sub>OUT</sub> is the output current (A)
- R<sub>DS(on)</sub> is the on-resistance of the high-side MOSFET (Ω)
- V<sub>OUT</sub> is the output voltage (V)
- V<sub>IN</sub> is the input voltage (V)
- 2. Switching loss:

$$Psw = 0.5 \times 10^{-9} \times V_{IN}^{2} \times I_{OUT} \times f_{SW}$$

where

- f<sub>SW</sub> is the switching frequency (Hz)
- 3. Gate charge loss:

$$Pgc = 22.8 \times 10^{-9} \times f_{SW}$$

4. Quiescent current loss:

$$Pq = 0.11 \times 10^{-3} \times V_{IN}$$

Therefore:

$$Ptot = Pcon + Psw + Pgc + Pq$$

where

Ptot is the total device power dissipation (W)



For given T<sub>A</sub>:

 $T_J = T_A + Rth \times Ptot$ 

### where

- T<sub>J</sub> is the junction temperature (°C)
- T<sub>A</sub> is the ambient temperature (°C)
- Rth is the thermal resistance of the package (°C/W)


For given  $T_{JMAX} = 150$ °C:

$$T_{AMAX} = T_{JMAX} - Rth \times Ptot$$


#### where

- T<sub>JMAX</sub> is maximum junction temperature (°C)
- T<sub>AMAX</sub> is maximum ambient temperature (°C)


## 9.2.3 Application Curves











## 10 Power Supply Recommendations

The device is designed to operate from an input-voltage supply range between 3.5 V and 28 V. This input supply should be well regulated. If the input supply is located more than a few inches from the converter additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100  $\mu$ F is a typical choice.

## 11 Layout

## 11.1 Layout Guidelines

The VIN pin should be bypassed to ground with a low-ESR ceramic bypass capacitor. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. The typical recommended bypass capacitance is 10- $\mu$ F ceramic with a X5R or X7R dielectric and the optimum placement is closest to the VIN pins and the source of the anode of the catch diode. Figure 25 shows a PCB layout example. The GND pin should be tied to the PCB ground plane at the pin of the device. The PH pin should be routed to the catch diode and to the output inductor. Because the PH connection is the switching node, the catch diode and output inductor should be located very close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. For operation at full rated load, the exposed thermal pad should be soldered directly to the top-side ground area under the device. Use thermal vias



## **Layout Guidelines (continued)**

to connect the top-side ground area to an internal or bottom-layer ground plane. The total copper area must provide adequate heat dissipation. Additional vias adjacent to the device can be used to improve heat transfer to the internal or bottom-layer ground plane . The additional external components can be placed approximately as shown. Obtaining acceptable performance with alternate layout schemes may be possible, however this layout has been shown to produce good results and is intended as a guideline.

## 11.2 Layout Example




Figure 25. TPS54531DDA Board Layout

## 11.3 Electromagnetic Interference (EMI) Considerations

As EMI becomes a rising concern in more and more applications, the internal design of the TPS54531 device includes features to reduce the EMI. The high-side MOSFET gate drive is designed to reduce the PH pin voltage ringing. The internal IC rails are isolated to decrease the noise sensitivity. A package bond wire scheme is used to lower the parasitics effects.

To achieve the best EMI performance, external component selection and board layout are equally important. Follow the steps listed in the *Detailed Design Procedure* section to prevent potential EMI issues.



## 12 器件和文档支持

## 12.1 器件支持

## 12.1.1 开发支持

要获取 WEBENCH 软件工具,请访问 www.Tl.com/WEBENCH。

## 12.2 商标

Eco-mode, PowerPAD are trademarks of Texas Instruments. WEBENCH is a registered trademark of Texas Instruments. All other trademarks are the property of their respective owners.

## 12.3 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54531DDA	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54531	Samples
TPS54531DDAR	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	54531	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54531DDAR	SO Power PAD	DDA	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1

www.ti.com 17-Jul-2020



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS54531DDAR	SO PowerPAD	DDA	8	2500	366.0	364.0	50.0	



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4202561/G



## DDA (R-PDSO-G8)

## PowerPAD ™ PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.



## DDA (R-PDSO-G8)

# PowerPAD™ PLASTIC SMALL OUTLINE

## THERMAL INFORMATION

This PowerPAD package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters



## DDA (R-PDSO-G8)

## PowerPAD™ PLASTIC SMALL OUTLINE



#### NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
- F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.



## 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司