











TPS65251-1, TPS65251-2, TPS65251-3

ZHCSD91A - JANUARY 2015 - REVISED JANUARY 2015

TPS65251-x 具有集成 FET 的 4.5V 至 18V 输入、 高电流、 三路同步降压 开关

特性

- 宽输入电源电压范围(4.5V至18V)
- 输出范围为 0.8V 至 V_{IN} 1V
- 持续负载电流: 3A(降压开关 1), 2A (降压开关 2 和 3)
- 最大电流: 3.5A(降压开关 1), 2.5A (降压开关 2 和 3)
- 可调开关频率为 300kHz 至 2.2MHz (由外部电阻设置)
- 专用于每个降压开关的使能引脚
- 用于振荡器的外部同步引脚
- 可调电流限制(由外部电阻设置)
- 软启动引脚
- 具有简单补偿电路的电流模式控制
- 电源正常
- 自动脉频调制 (PFM)/脉宽调制 (PWM) 操作
- 超薄四方扁平无引线 (VQFN) 封装, 40 引脚 6mm × 6mm RHA

2 应用

- 机顶盒
- Blu-Ray™ DVD
- DVR
- 数字电视 (DTV)
- 汽车音频/视频
- 监控摄像机

说明 3

TPS65251-x 特有 3 个宽输入范围的同步高效率降压 转换器。 这款转换器设计用于简化其应用,同时使得 设计人员能够根据目标应用来优化他们的用法。

这款转换器可在 5V、9V、12V 或 15V 系统下工作, 并且集成有功率晶体管。 可使用外部电阻分压器将输 出电压设置为 0.8V 与输入电源电压值之间的任意值。 每个转换器特有以下引脚: 使能引脚, 可针对排序用途 而延迟启动; 软启动引脚, 可通过选择软启动电容来调 节软启动时间; 电流限制 (RLIMx) 引脚, 使设计人员 能够通过选择外部电阻来调节电流限制并优化电感的选 择。 这款转换器具有电流模式控制,可简化 RC 补

转换器的开关频率可根据需要选择通过 ROSC 引脚所 连接的外部电阻来设置,或者与 SYNC 引脚所连接的 外部时钟同步。 开关稳压器设计为在 300kHz 至 2.2MHz 频率范围内运行。降压开关 1 与降压开关 2 和 3 之间 180° 异相运行(降压开关 2 与 3 同相运 行),最大限度地降低了对输入滤波器的要求。


TPS65251-x 特有监控电路,用于监视每个转换器输 出。 完成排序后会将 PGOOD 引脚置为有效,并报告 所有 PG 信号,期间耗时为一段可选的复位结束时 间。 PGOOD 信号的极性为高电平有效。

所有转换器均特有一个自动低功耗脉冲 PFM 跳跃模 式,此模式提升了轻负载和待机运行期间的效率,而与 此同时又保证一个极低的输出纹波,从而在低输出电压 上实现一个低于 2% 的值。

器件信息(1)

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|------------|-----------|-----------------|
| TPS65251-1 | | |
| TPS65251-2 | VQFN (40) | 6.00mm x 6.00mm |
| TPS65251-3 | | |

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。






| 1 | 特性 1 | | 7.2 Functional Block Diagram | 1 ¹ |
|---|---|----|--------------------------------|----------------|
| 2 | 应用 1 | | 7.3 Feature Description | 12 |
| 3 | 说明 1 | | 7.4 Device Functional Modes | 1 |
| 4 | 修订历史记录 | 8 | Application and Implementation | 10 |
| 5 | Pin Configuration and Functions | | 8.1 Application Information | 10 |
| 6 | Specifications5 | | 8.2 Typical Application | 10 |
| ٠ | 6.1 Absolute Maximum Ratings | 9 | Power Supply Recommendations | 29 |
| | 6.2 ESD Ratings | 10 | Layout | 29 |
| | 6.3 Recommended Operating Conditions | | 10.1 Layout Guidelines | 29 |
| | 6.4 Thermal Information | | 10.2 Layout Example | 30 |
| | 6.5 Electrical Characteristics | 11 | 器件和文档支持 | 3 ^r |
| | 6.6 Typical Characteristics for Buck 1 8 | | 11.1 相关链接 | 3 |
| | 6.7 Typical Characteristics for Buck 2 9 | | 11.2 商标 | 3 |
| | 6.8 Typical Characteristics for Buck 3 10 | | 11.3 静电放电警告 | |
| 7 | Detailed Description 11 | | 11.4 术语表 | |
| | 7.1 Overview 11 | 12 | 机械封装和可订购信息 | 3′ |

4 修订历史记录

| Changes from Original (January 2015) to Revision A | | | | |
|--|-------------|--|--|--|
| • | 器件状态更新为生产数据 | | | |



5 Pin Configuration and Functions



Pin Functions

| PIN | | .//- | DECODINE IOU | |
|-------|-----|------|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | |
| RLIM3 | 1 | ı | Current limit setting for Buck 3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. | |
| SS3 | 2 | Ι | Soft-start pin for Buck 3. Fit a small ceramic capacitor to this pin to set the converter soft-start time. | |
| COMP3 | 3 | 0 | Compensation for Buck 3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter. | |
| FB3 | 4 | I | Feedback input for Buck 3. Connect a divider set to 0.8 V from the output of the converter to ground. | |
| SYNC | 5 | I | Synchronous clock input. If there is a sync clock in the system, connect to the pin. When not used, connect to GND. | |
| ROSC | 6 | I | Oscillator set. This resistor sets the frequency of the internal autonomous clock. If external synchronization is used, the resistor should be fitted and set to about 70% of external clock frequency. | |
| FB1 | 7 | I | Feedback pin for Buck 1. Connect a divider set to 0.8 V from the output of the converter to ground. | |
| COMP1 | 8 | 0 | Compensation pin for Buck 1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter. | |
| SS1 | 9 | I | Soft-start pin for Buck 1. Fit a small ceramic capacitor to this pin to set the converter soft-start time. | |
| RLIM1 | 10 | I | Current limit setting pin for Buck 1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. | |
| EN1 | 11 | I | Enable pin for Buck 1. A low-level signal on this pin disables it. If pin is left open, a weak internal pull-up to V3V allows for automatic enable. For a delayed start-up, add a small ceramic capacitor from this pin to ground. | |
| BST1 | 12 | I | Bootstrap capacitor for Buck 1. Fit a 47-nF ceramic capacitor from this pin to the switching node. | |
| VIN1 | 13 | I | Input supply for Buck 1. Fit a 10-µF ceramic capacitor close to this pin. | |
| LX1 | 14 | 0 | Switching node for Buck 1 | |
| LXI | 15 | U | Switching hode for Buck 1 | |
| LX2 | 16 | 0 | Switching node for Buck 2 | |
| L/\Z | 17 | 3 | Ownering Hode for Buck 2 | |
| VIN2 | 18 | I | Input supply for Buck 2. Fit a 10-µF ceramic capacitor close to this pin. | |
| BST2 | 19 | I | Bootstrap capacitor for Buck 2. Fit a 47-nF ceramic capacitor from this pin to the switching node. | |



Pin Functions (continued)

| PIN I/O | | 1/0 | DECODINE IN LABOR DE LA CONTRACTOR DE LA | | |
|---------|-----|-----|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | |
| EN2 | 20 | I | able pin for Buck 2. A low-level signal on this pin disables it. If pin is left open, a weak internal pull-up to V3V ows for automatic enable. For a delayed start-up, add a small ceramic capacitor from this pin to ground. | | |
| RLIM2 | 21 | ı | Current limit setting for Buck 2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor. | | |
| SS2 | 22 | _ | Soft-start pin for Buck 2. Fit a small ceramic capacitor to this pin to set the converter soft-start time. | | |
| COMP2 | 23 | 0 | Compensation pin for Buck 2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter | | |
| FB2 | 24 | Ι | Feedback input for Buck 2. Connect a divider set to 0.8 V from the output of the converter to ground. | | |
| LOW_P | 25 | - | Low-power operation mode (active-high) input for TPS65251 | | |
| GND | 26 | | Ground pin | | |
| PGOOD | 27 | 0 | Power good. Open-drain output asserted after all converters are sequenced and within regulation. Polarity is factory selectable (active-high default). | | |
| V7V | 28 | 0 | Internal supply. Connect a 10-µF ceramic capacitor from this pin to ground. | | |
| V3V | 29 | 0 | Internal supply. Connect a 3.3- to 10-µF ceramic capacitor from this pin to ground. | | |
| AGND | 30 | | Analog ground. Connect all GND pins and the power pad together. | | |
| GND | 31 | | Ground pin | | |
| | 32 | | | | |
| VIN | 33 | 1 | Input supply | | |
| | 34 | | | | |
| GND | 35 | | Ground pin | | |
| LX3 | 36 | 0 | Switching node for Buck 3 | | |
| LAS | 37 | O | Switching hode for Buck 3 | | |
| VIN3 | 38 | | Input supply for Buck 3. Fit a 10-µF ceramic capacitor close to this pin. | | |
| BST3 | 39 | 1 | Bootstrap capacitor for Buck 3. Fit a 47-nF ceramic capacitor from this pin to the switching node. | | |
| EN3 | 40 | | Enable pin for Buck 3. A low-level signal on this pin disables it. If pin is left open, a weak internal pull-up to V3V allows for automatic enable. For a delayed start-up, add a small ceramic capacitor from this pin to ground. | | |
| PAD | | | Power pad. Connect to ground. | | |



6 Specifications

6.1 Absolute Maximum Ratings (1)

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|------------------|---|------------|-----|------|
| | VIN1,VIN2, VIN3, LX1, LX2, LX3 | -0.3 | 18 | V |
| | LX1, LX2, LX3 (maximum withstand voltage transient <10 ns) | – 1 | 18 | V |
| | BST1, BST2, BST3, referenced to Lx pin | -0.3 | 7 | V |
| Voltage | V7V | -0.3 | 7 | V |
| | V3V, RLIM1, RLIM2, RLIM3, EN1, EN2, EN3, SS1, SS2,SS3, FB1, FB2, FB3, PGOOD, SYNC, ROSC, RST_IN, LOW_P, COMP1, COMP2, COMP3 | -0.3 | 3.6 | V |
| | AGND, GND | -0.3 | 0.3 | V |
| TJ | Operating virtual junction temperature | -40 | 125 | °C |
| T _{stg} | Storage temperature | -55 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|-----------------|--------------------------|---|-------|------|
| \/ | Electrostatic | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | ±2000 | \/ |
| V _{(E} | ^{SD)} discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | ±500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|----------|-------------------------|-----|---------|------|
| V_{IN} | Input operating voltage | 4.5 | 18 | V |
| TJ | Junction temperature | -40 | 125 | °C |

6.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | RHA | UNIT |
|-----------------------|--|---------|------|
| | | 40 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 32.7 | |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 21.4 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 8.3 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.2 | C/VV |
| ΨЈВ | Junction-to-board characterization parameter | N/A | |
| R _{0JC(bot)} | Junction-to-case (bottom) thermal resistance | 2 | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.5 Electrical Characteristics

 $T_J = -40$ °C to 125°C, $V_{IN} = 12$ V, $f_{SW} = 500$ Hz (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------------------|---------------------------------------|--|-------------------------|----------|-------------------------|------------|
| INPUT SUPPLY (| JVLO AND INTERNAL SUPPLY VOLTAGE | | | | | |
| V _{IN} | Input voltage range | | 4.5 | | 18 | V |
| IDD _{SDN} | Shutdown | EN pin = Low for all converters | | 175 | | μΑ |
| IDD_Q | Quiescent, low power disabled (Lo) | Converters enabled, no load Buck 1 = 3.3 V, Buck 2 = 2.5 V, Buck 3 = 7.5 V, L = 4.7 μ H , f_{SW} = 800 kHz | | 20 | | mA |
| $IDD_{Q_LOW_P}$ | Quiescent, low power enabled (Hi) | Converters enabled, no load Buck 1 = 3.3 V, Buck 2 = 2.5 V, Buck 3 = 7.5 V, L = 4.7 μ H , f_{SW} = 800 kHz | | 1 | | mA |
| UVLO _{VIN} | V _{IN} undervoltage lockout | Rising V _{IN} | | 4.22 | | V |
| UVLO _{VIN} | V _{IN} undervoltage lockout | Falling V _{IN} | | 4.1 | | V |
| UVLO _{DEGLITCH} | | Both edges | | 110 | | μs |
| V_{3p3} | Internal biasing supply | | | 3.3 | | V |
| V _{7V} | Internal biasing supply | | | 6.25 | | V |
| \/7\/ | UVLO for internal V7V rail | Rising V7V | | 3.8 | | V |
| V7V _{UVLO} | OVEO for internal V/V fail | Falling V7V | | 3.6 | | V |
| V7V _{UVLO_DEGLITCH} | | Falling edge | | 110 | | μs |
| BUCK CONVERT | ERS (ENABLE CIRCUIT, CURRENT LIMIT, S | SOFT START, SWITCHING FREQUENCY AN | ID SYNC CIRC | UIT, LOW | POWER MODE | :) |
| V _{IH} | Enable threshold high | External GPIO mode, V3p3 = 3.2 to 3.4 V | 0.66 x V _{3p3} | | | V 1.82 |
| | Enable high level | V3p3 = 3.2 to 3.4 V, V _{ENX} rising | 1.55 | 1.67 | 1.82 | |
| V _{IL} | Enable threshold low | External GPIO mode, V3p3 = 3.2 to 3.4 V | | | 0.33 x V _{3p3} | V |
| | Enable low level | $V3p3 = 3.2$ to 3.4 V, V_{ENX} falling | 0.98 | 1.10 | 1.24 | |
| R _{EN_DIS} | Enable discharge resistor | | -25% | 2.1 | 25% | kΩ |
| ICH _{EN} | Pullup current enable pin | | | 1.1 | | μA |
| t _D | Discharge time enable pins | Power-up | | 10 | | ms |
| I _{SS} | Soft-start pin current source | | | 5 | | μA |
| F _{SW_BK} | Converter switching frequency range | Set externally with resistor | 0.3 | | 2.2 | MHz |
| R _{FSW} | Frequency setting resistor | Depending on set frequency | 50 | | 600 | kΩ |
| f_{SW_TOL} | Internal oscillator accuracy | f _{SW} = 800 kHz | -10% | | 10% | |
| V _{SYNCH} | External clock threshold high | V3p3 = 3.3 V | | | 1.24 | V |
| V _{SYNCL} | External clock threshold low | V3p3 = 3.3 V | 1.55 | | | V |
| SYNC _{RANGE} | Synchronization range | | 0.2 | | 2.2 | MHz |
| SYNC _{CLK_MIN} | Sync signal minimum duty cycle | | 40% | | | |
| SYNC _{CLK_MAX} | Sync signal maximum duty cycle | | | | 60% | |
| VIH _{LOW_P} | Low power mode threshold high | V3p3 = 3.3 V, V _{ENX} rising | 1.55 | | | V |
| VIL _{LOW_P} | Low power mode threshold Low | V3p3 = 3.3 V, V _{ENX} falling | | | 1.24 | V |



Electrical Characteristics (continued)


 $T_{\rm J}$ = -40°C to 125°C, $V_{\rm IN}$ = 12 V, $f_{\rm SW}$ = 500 Hz (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|---|---|-----|------|-----|-------|
| FEEDBACK, REG | GULATION, OUTPUT STAGE | | | | | |
| | Facilitation | V _{IN} = 12 V, T _J = 25°C | -1% | 0.8 | 1% | V |
| V_{FB} | Feedback voltage | V _{IN} = 4.5 to 18 V | -2% | 0.8 | 2% | V |
| I _{FB} | Feedback leakage current | | | | 50 | nA |
| t _{ON_MIN} | Minimum on-time (current sense blanking) to specify output regulation | | | 70 | 100 | ns |
| RLIM ₁ | Limit resistance range | V _{IN} = 12 V, f _{SW} = 500 kHz | 75 | | 300 | kΩ |
| RLIM _{2,3} | Limit resistance range | V _{IN} = 12 V, f _{SW} = 500 kHz | 1.1 | | 5.1 | Α |
| ILIM ₁ | Buck1 current limit range | V _{IN} = 12 V, f _{SW} = 500 kHz | 100 | | 300 | kΩ |
| ILIM ₂ | Buck2 current limit range | V _{IN} = 12 V, f _{SW} = 500 kHz | 1.2 | | 4.1 | Α |
| ILIM ₃ | Buck3 current limit range | V _{IN} = 12 V, f _{SW} = 500 kHz | 1.2 | | 4.1 | Α |
| MOSFET (BUCK | 1) | | | | | |
| H.S. Switch | Turn-on resistance high-side FET on CH1 | BOOT = 6.5 V, T _J = 25°C | | 95 | | mΩ |
| L.S. Switch | Turn-on resistance low-side FET on CH1 | V _{IN} = 12 V, T _J = 25°C | | 50 | | mΩ |
| MOSFET (BUCK | 2) | | | | | |
| H.S. Switch | Turn-on resistance high-side FET on CH2 | BOOT = 6.5 V, T _J = 25°C | | 120 | | mΩ |
| L.S. Switch | Turn-on resistance low-side FET on CH2 | V _{IN} = 12 V, T _J = 25°C | | 80 | | mΩ |
| MOSFET (BUCK | 3) | | | | | |
| H.S. Switch | Turn-on resistance high-side FET on CH3 | BOOT = 6.5 V, T _J = 25°C | | 120 | | mΩ |
| L.S. Switch | Turn-on resistance low-side FET on CH3 | V _{IN} = 12 V, T _J = 25°C | | 80 | | mΩ |
| ERROR AMPLIF | IER | | | | | |
| 9м | Error amplifier transconductance | -2 μA < I _{COMP} < 2 μA | | 130 | | µmhos |
| gm _{PS} | COMP to ILX g _M | ILX = 0.5 A | | 10 | | A/V |
| POWER GOOD F | RESET GENERATOR | 1 | | | | |
| | | Output falling | | 85% | | |
| VUV _{BUCKX} | Threshold voltage for buck under voltage | Output rising (PG is asserted) | | 90% | | |
| t _{UV_deglitch} | Deglitch time (both edges) | Each buck | | 11 | | ms |
| t _{ON_HICCUP} | Hiccup mode ON time | VUV _{BUCKX} asserted | | 13 | | ms |
| t _{OFF_HICCUP} | Hiccup mode OFF time | All converters disabled. After t _{OFF_HICCUP} elapses, all converters go through sequencing again. | | 11 | | ms |
| \/O\/ | The sheld colors for book sources | Output rising (high-side FET is forced off) | | 106% | | |
| VOV _{BUCKX} | Threshold voltage for buck over voltage | Output falling (high-side FET is allowed to switch) | | 104% | | • |
| | | TPS65251-1 | | 1000 | | |
| t _{RP} | Minimum reset period | TPS65251-2 | | 32 | | ms |
| | | TPS65251-3 | | 256 | | |
| THERMAL SHUT | DOWN | | | | | |
| T _{TRIP} | Thermal shutdown trip point | Rising temperature | | 160 | | °C |
| T _{HYST} | Thermal shutdown hysteresis | Device restarts | | 20 | | °C |
| t _{TRIP_DEGLITCH} | Thermal shutdown deglitch | | 100 | | 120 | μs |

TEXAS INSTRUMENTS

6.6 Typical Characteristics for Buck 1


 T_A = 25°C, V_{IN} = 12 V, V_O = 1.2 V, L = 4.7 μ H, C_O = 68 μ F, f_{SW} = 500 Hz (unless otherwise noted)





6.7 Typical Characteristics for Buck 2


 $T_A = 25$ °C, $V_{IN} = 12$ V, $V_O = 1.8$ V, L = 4.7 μ H, $C_O = 68$ μ F, $f_{SW} = 500$ Hz (unless otherwise noted)





6.8 Typical Characteristics for Buck 3

 T_A = 25°C, V_{IN} = 12 V, V_O = 3.3 V, L = 4.7 μ H, C_O = 68 μ F, f_{SW} = 500 Hz (unless otherwise noted)





7 Detailed Description

7.1 Overview

TPS65251-x is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. TPS65251-x can support 4.5- to 18-V input supply, high load current, 300-kHz to 2.2-MHz clocking. The buck converters have an optional PSM mode, which can improve power dissipation during light loads. Alternatively, the device implements a constant frequency mode by connecting the LOW_P pin to ground. The wide switching frequency of 300 kHz to 2.2 MHz allows for efficiency and size optimization. The switching frequency is adjustable by selecting a resistor to ground on the ROSC pin. The SYNC pin also provides a means to synchronize the power converter to an external signal. Input ripple is reduced by 180° out-of-phase operation between Buck 1 and Buck 2. Buck 3 operates in phase with Buck 2.


All three buck converters have peak current mode control which simplifies external frequency compensation. A traditional type II compensation network can stabilize the system and achieve fast transient response. Moreover, an optional capacitor in parallel with the upper resistor of the feedback divider provides one more zero and makes the crossover frequency over 100 kHz.

Each buck converter has an individual current limit, which can be set up by a resistor to ground from the RLIM pin. The adjustable current limiting enables high-efficiency design with smaller and less expensive inductors.

The device has two built-in LDO regulators. During a standby mode, the 3.3-V LDO and the 6.5-V LDO can be used to drive MCU and other active loads. By this, the system is able to turn off the three buck converters and improve the standby efficiency.

The device has a power-good comparator monitoring the output voltage. Each converter has its own soft-start and enable pins, which provide independent control and programmable soft-start.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Adjustable Switching Frequency

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 19 shows the required resistance for a given switching frequency.




Figure 19. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 174 \times f(MHz)^{-1.122}$$
(1)

For operation at 800 kHz, a 230-kΩ resistor is required.

7.3.2 Synchronization

The status of the SYNC pin is ignored during start-up and the TPS65251's control only synchronizes to an external signal after the PGOOD signal is asserted. The status of the SYNC pin is ignored during start-up and the TPS65251 only synchronizes to an external clock if the PGOOD signal is asserted. When synchronization is applied, the PWM oscillator frequency must be lower than the sync pulse frequency to allow the external signal trumping the oscillator pulse reliably. When synchronization is not applied, the SYNC pin should be connected to ground.

7.3.3 Out-of-Phase Operation

Buck 1 has a low conduction resistance compared to Buck 2 and 3. Normally Buck 1 is used to drive higher system loads. Buck 2 and 3 are used to drive some peripheral loads like I/O and line drivers. The combination of Buck 2's and Buck 3's loads may be on par with Buck 1's load. To reduce input ripple current, Buck 2 operates in phase with Buck 3; Buck 1 and Buck 2 operate 180° out-of-phase. This enables the system, having less input ripple, to lower component cost, save board space, and reduce EMI.

7.3.4 Delayed Start-Up

If a delayed start-up is required on any of the buck converters, fit a ceramic capacitor to the ENx pins. The delay added is approximately 1.67 ms per nF connected to the pin. Note that the EN pins have a weak 1-µA pull-up to the 3V3 rail.

7.3.5 Soft-Start Time

The device has an internal pullup current source of 5 μ A that charges an external slow-start capacitor to implement a slow-start time. Equation 2 shows how to select a slow-start capacitor based on an expected slow-start time. The voltage reference (V_{REF}) is 0.8 V and the slow-start charge current (I_{ss}) is 5 μ A. The soft-start circuit requires 1 nF per 200 μ s to be connected at the SS pin. A 1-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant pins.

$$t_{SS}$$
 (ms) = V_{REF} (V) × $\left(\frac{C_{SS}$ (nF)}{I_{SS} (μ A)



Feature Description (continued)




Figure 20. TPS65251-x Timing Diagram

7.3.6 Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. TI recommends to use 1% tolerance or better divider resistors. To improve efficiency at light load, start with 40.2 k Ω for the R1 resistor and use Equation 3 to calculate R2.

$$R2 = R1 \times \left(\frac{0.8 \text{ V}}{\text{V}_{\text{O}} - 0.8 \text{ V}}\right) \tag{3}$$




Figure 21. Voltage Divider Circuit

7.3.7 Input Capacitor

Use 10-µF X7R/X5R ceramic capacitors at the input of the converter inputs. Connect these capacitors as close as physically possible to the input pins of the converters.



Feature Description (continued)

7.3.8 Bootstrap Capacitor

The device has three integrated boot regulators and requires a small ceramic capacitor between the BST and LX pin to provide the gate drive voltage for the high-side MOSFET. The value of the ceramic capacitor should be $0.047~\mu F$. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric because of the stable characteristics over temperature and voltage.

7.3.9 Error Amplifier

The device has a transconductance error amplifier. The frequency compensation network is connected between the COMP pin and ground.

7.3.10 Slope Compensation

The device has a built-in slope compensation ramp. The slope compensation can prevent subharmonic oscillations in peak current mode control.

7.3.11 Power Good

The PGOOD pin is an open-drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. TI recommends to use a pullup resistor from the PGOOD to the output of Buck 1. The PGOOD is pulled up when all three buck converters' outputs are more than 90% of its nominal output voltage.

The reset time of the PGOOD pin varies according to the part:

- TPS65251-1 is 1 s.
- TPS65251-2 is 32 ms.
- TPS65251-3 is 256 ms.

The polarity of the PGOOD pin is active high.

7.3.12 3.3-V and 6.5-V LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 10 μF for V7V pin 28
- 3.3 µF for V3V pin 29

7.3.13 Current Limit Protection

All converters operate in hiccup mode: After an overcurrent event lasting more than 10 ms is sensed in any of the converters, all the converters shut down for 10 ms, then the start-up sequencing is retried. If the overload has been removed, the converter ramps up and operates normally. If this is not the case, the converter senses another overcurrent event and shuts down again, repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for <10 ms, only the relevant affected converter goes into and out of under voltage and no global hiccup mode occurs. The converter is protected by the cycle-by-cycle current limit during that time.

7.3.14 Overvoltage Transient Protection (OVP)

The device incorporates an OVP circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVP threshold, which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVP threshold, the high-side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops below the lower OVP threshold, which is 107%, the high-side MOSFET is allowed to turn on the next clock cycle.

7.3.15 Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. After the die temperature decreases below 140°C, the device reinitiates the power-up sequence. The thermal shutdown hysteresis is 20°C.



7.4 Device Functional Modes

7.4.1 Low-Power/Pulse Skipping Operation

When a synchronous buck converter operates at light load or standby conditions, the switching losses are the dominant source of power losses. Under these load conditions, TPS65251-x uses a pulse skipping modulation technique to reduce the switching losses by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. Figure 22 shows the output voltage and load plus the inductor current.




Figure 22. Low Power/Pulse Skipping

During the burst mode, the converter continuously charges up the output capacitor until the output voltage reaches a certain limit threshold. The operation of the converter in this interval is equivalent to the peak inductor current mode control. In each switch period, the main switch is turned on until the inductor current reaches the peak current limit threshold. As the load increases, the number of pulses increases to make sure that the output voltage stays within regulation limits. When the load is very light, the low-power controller has a zero crossing detector to allow the low-side MOSFET to operate even in light load conditions. The transistor is not disabled at light loads. A zero crossing detection circuit disables it when inductor current reverses. During the whole process, the body diode does not conduct, but is used as blocking diode only.

During the skipping interval, the upper and lower transistors are turned off and the converter stays in idle mode. The output capacitors are discharged by the load current until the moment when the output voltage drops to a low threshold.

The choice of output filter influences the performance of the low-power circuit. The maximum ripple during low-power mode can be calculated as:

$$V_{OUT_RIPPLE} = \frac{K_{RIP}T_{S}}{C_{OUT}}$$

where

• K_{RIP} is 1.4 for Buck 1.

T_S can be calculated as:

$$T_{S} = \frac{0.35}{\left[\left(\frac{V_{IN} - V_{OUT}}{L}\right)\frac{V_{OUT}}{V_{IN}}\right]}$$
(5)



8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The device is triple synchronous step down dc/dc converter. It is typically used to convert a higher dc voltage to lower dc voltages with continuous available output current of 3 A/2 A/2 A. The following design procedure can be used to select component values for the TPS65251-x.

8.2 Typical Application



A. VIN pins require local decoupling capacitors.

Figure 23. Typical Application Circuit

8.2.1 Design Requirements

| DESIGN PARAMETERS | VALUE |
|---|-------------------------|
| Output voltage | 1.2 V |
| Transient response 0.5-A to 2-A load step | 120 mV |
| Maximum output current | 3 A |
| Input voltage | 12 V nom, 9.6 to 14.4 V |



| DESIGN PARAMETERS | VALUE |
|-----------------------|------------|
| Output voltage ripple | <30 mV p-p |
| Switching frequency | 500 kHz |

8.2.2 Detailed Design Procedure

8.2.2.1 Loop Compensation Circuit

A typical compensation circuit could be type II (R_c and C_c) to have a phase margin between 60° and 90°, or type III (R_c , C_c and C_f) to improve the converter transient response. C_{Roll} adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 24. Loop Compensation

To calculate the external compensation components use Table 1:

Table 1. Design Guideline for the Loop Compensation

| | TYPE II CIRCUIT | TYPE III CIRCUIT |
|---|---|---|
| Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies between 500 kHz and 1 MHz give best trade off between performance and cost. When using smaller L and Cs, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered. | | Type III circuit recommended for switching frequencies higher than 500 kHz. |
| Select cross over frequency (fc) to be less than 1/5 to 1/10 of switching frequency. | Suggested fc = fs/10 | Suggested fc = fs/10 |
| Set and calculate R _c . | $R_{C} = \frac{2\pi \times f_{c} \times V_{O} \times C_{O}}{g_{M} \times Vref \times gm_{ps}} $ (6) | $R_{C} = \frac{2\pi \times f_{c} \times C_{O}}{g_{M} \times gm_{ps}} $ (7) |
| Calculate C_c by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \times R_L \times 2\pi} \tag{8}$ | $C_{c} = \frac{R_{L} \times Co}{R_{c}} $ (9) | $C_{c} = \frac{R_{L} \times Co}{R_{c}} $ (10) |



Table 1. Design Guideline for the Loop Compensation (continued)

| | TYPE II CIRCUIT | TYPE III CIRCUIT |
|---|---|--|
| Add C_{Roll} if needed to remove large signal coupling to high impedance COMP node. Make sure that $fp_{Roll} = \frac{1}{2 \times \pi \times R_C \times C_{Roll}} $ (11) is at least twice the cross over frequency. | $C_{RoII} = \frac{Re_{sr} \times C_{O}}{R_{C}} $ (12) | $C_{Roll} = \frac{Re_{sr} \times C_{O}}{R_{C}} $ (13) |
| Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz _{ff} is smaller than soft-start equivalent frequency (1/T _{ss}). | NA | $C_{ff} = \frac{1}{2 \times \pi \times f z_{ff} \times R_1} $ (14) |

8.2.2.2 Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, you will want to choose the highest switching frequency possible since this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the highest switching frequency causes extra switching losses, which hurt the converter's performance. The converter is capable of running from 300 kHz to 2.2 MHz. Unless a small solution size is an ultimate goal, a moderate switching frequency of 500 kHz is selected to achieve both a small solution size and a high efficiency operation. Using Figure 19, R1 is determined to be 383 k Ω

8.2.2.3 Output Inductor Selection

To calculate the value of the output inductor, use Equation 15. KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general, KIND is normally from 0.1 to 0.3 for the majority of applications.

For this design example, use KIND = 0.2 and the inductor value is calculated to be 3.6 µH. For this design, a nearest standard value was chosen: 4.7 µH. For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from Equation 16 and Equation 17.

$$Lo = \frac{Vin - Vout}{Io \times K_{ind}} \times \frac{Vout}{Vin \times fsw}$$
(15)

$$Iripple = \frac{Vin - Vout}{Lo} \times \frac{Vout}{Vin \times fsw}$$
 (16)

Iripple =
$$\frac{\text{Vin - Vout}}{\text{Lo}} \times \frac{\text{Vout}}{\text{Vin x fsw}}$$
(16)
$$ILrms = \sqrt{\text{Io}^2 + \frac{1}{12}} \times \left(\frac{\text{Vo x (Vinmax - Vo)}}{\text{Vinmax x Lo x fsw}}\right)^2}$$

$$ILpeak = lout + \frac{lripple}{2}$$
(18)

8.2.2.4 Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements.

Equation 19 gives the minimum output capacitance to meet the transient specification. For this example, $L_O = 4.7 \mu H$, $\Delta I_{OUT} = 1.5 A - 0.75 A = 0.75 A$ and $\Delta V_{OUT} = 120 mV$. Using these numbers gives a minimum capacitance of 18 µF. A standard 22-µF ceramic capacitor is chose in the design.

$$Co > \frac{\Delta I_{OUT}^2 \times L_o}{V_{out} \times \Delta Vout}$$
(19)



Equation 20 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where fsw is the switching frequency, V_{RIPPLE} is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. In this case, the maximum output voltage ripple is 30 mV. From Equation 16, the output current ripple is 0.46 A. From Equation 20, the minimum output capacitance meeting the output voltage ripple requirement is 1.74 μF .

$$Co > \frac{1}{8 \times fsw} \times \frac{1}{\frac{Vripple}{Iripple}}$$
(20)

Additional capacitance de-rating for aging, temperature and DC bias should influence this minimum value. For this example, one $22-\mu F$, 6.3-V X7R ceramic capacitor with 3 m Ω of ESR will be used.

8.2.2.5 Input Capacitor

A minimum 10- μ F X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND. These capacitors should be connected as close as physically possible to the input pins of the converters as they handle the RMS ripple current shown in Equation 21. For this example, $I_{OUT} = 3$ A, $V_{OUT} = 1.2$ V, $V_{INmin} = 9.6$ V, from Equation 21, the input capacitors must support a ripple current of 0.99 A RMS.

$$Icirms = Iout \times \sqrt{\frac{Vout}{Vinmin} \times \frac{(Vinmin - Vout)}{Vinmin}}$$
(21)

The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 22. Using the design example values, $I_{OUTmax} = 3$ A, $C_{IN} = 10$ μ F, $f_{SW} = 500$ kHz, yields an input voltage ripple of 150 mV.

$$\Delta Vin = \frac{lout max \times 0.25}{Cin \times fsw}$$
(22)

8.2.2.6 Soft-Start Capacitor

The soft-start capacitor determines the minimum amount of time it will take for the output voltage to reach its nominal programmed value during power-up. This is useful if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level.

The soft-start capacitor value can be calculated using Equation 23. In this example, the converter's soft-start time is 0.8 ms. In TPS65251-x, Iss is 5 μ A and Vref is 0.8 V. From Equation 23, the soft-start capacitance is 5 nF. A standard 4.7-nF ceramic capacitor is chosen in this design. In this example, C16 is 4.7 nF

$$Css(nF) = \frac{Tss(ms) \times Iss(\mu A)}{Vref(V)}$$
(23)

8.2.2.7 Bootstrap Capacitor Selection

A 0.047-µF ceramic capacitor must be connected between the BST to LX pin for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

8.2.2.8 Adjustable Current Limiting Resistor Selection

The converter uses the voltage drop on the high-side MOSFET to measure the inductor current. The overcurrent protection threshold can be optimized by changing the trip resistor. Figure 6 governs the threshold of overcurrent protection for Buck 1. When selecting a resistor, do not exceed the graph limits. In this example, the over current threshold is 3.2 A. In order to prevent a premature limit trip, the minimum line is used and the resistor is 86.6 k Ω .

When setting high-side current limit to large current values, ensure that the additional load immediately prior to an overcurrent condition will not cause the switching node voltage to exceed 20 V. Additionally, ensure during worst case operation, with all bucks loaded immediately prior to current limit, the maximum virtual junction temperature of the device does not exceed 125°C.



8.2.2.9 Output Voltage and Feedback Resistors Selection

For the example design, $40.2 \text{ k}\Omega$ was selected for R10. Vout is 1.2 V, Vref = 0.8 V. Using Equation 24, R11 is calculated as $80.4 \text{ k}\Omega$. A standard $80.6 \text{-k}\Omega$ resistor is chose in this design.

$$R11 = \frac{\text{Vout} - \text{Vref}}{\text{Vref}} \times R10 \tag{24}$$

8.2.2.10 Compensation

A type-II compensation circuit is adequate for the converter to have a phase margin between 60 and 90 degrees. The following equations show the procedure of designing a peak current mode control dc/dc converter.

The compensation design takes the following steps:

1. Set up the anticipated cross-over frequency. In this example, the anticipated cross-over frequency (fc) is 65 kHz. The power stage gain (g_{MPS}) is 10 A/V and the GM amplifier gain (g_{M}) is 130 μ A/V.

$$R12 = \frac{2\pi \times fc \times Vo \times Co}{g_{M} \times Vref \times gm_{ps}}$$
(25)

- 2. Place compensation zero at low frequency to boost the phase margin at the crossover frequency. From the procedures above, the compensation network includes a 20-kΩ resistor (R12) and a 4700-pF capacitor (C1).
- 3. An additional pole can be added to attenuate high frequency noise.


From the procedures above, the compensation network includes a 20-k Ω resistor (R12) and a 4700-pF capacitor (C14).

8.2.2.11 3.3-V and 6.5-V LDO Regulators


The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 10 µF for V7V pin 28
- 3.3 μF to 10 μF for V3V pin 29


8.2.3 Application Curves












































Figure 73. Temperature Profile, $V_0 = 1.2 \text{ V}$, $I_0 = 3 \text{ A}$, $V_0 = 1.8 \text{ V}$, $I_0 = 2 \text{ A}$, $V_0 = 3.3 \text{ V}$, $I_0 = 2 \text{ A}$,



9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 4.5 V and 18 V. This input power supply should be well regulated. If the input supply is located more than a few inches from the TPS65251-x converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 47 μ F is a typical choice.

10 Layout


10.1 Layout Guidelines

Layout is a critical portion of PMIC designs.

- Place VOUT, and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area sould be connected to the internal ground layer(s) using vias at the input bypass capacitor, the output filter cpacitor and directly under the TPS65251-x device to provide a thermal path from the Powerpad land to ground.
- The AGND pin should be tied directly to the power pad under the IC and the power pad.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor.
 Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the COMP pins. The COMP and OSC pins are sensitive
 to noise so the components associated to these pins should be located as close as possible to the IC and
 routed with minimal lengths of trace.



10.2 Layout Example



- O 0.010 in. Diameter Thermal VIA to Ground Plane
 - VIA to Ground Plane
- O VIA to VIN Plane

Figure 74. Layout Schematic



11 器件和文档支持

11.1 相关链接

以下表格列出了快速访问链接。 范围包括技术文档、支持与社区资源、工具和软件,并且可以快速访问样片或购买链接。

表 2. 相关链接

| 器件 | 产品文件夹 | 样片与购买 | 技术文档 | 工具与软件 | 支持与社区 |
|------------|-------|-------|-------|-------|-------|
| TPS65251-1 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |
| TPS65251-2 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |
| TPS65251-3 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 | 请单击此处 |

11.2 商标

Blu-Ray is a trademark of Blu-ray Disc Association.

All other trademarks are the property of their respective owners.

11.3 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

▲『☆◇ ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.4 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

12 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。





10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|----------------------|---------|
| TPS65251-1RHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-1 | Samples |
| TPS65251-1RHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-1 | Samples |
| TPS65251-2RHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-2 | Samples |
| TPS65251-2RHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-2 | Samples |
| TPS65251-3RHAR | ACTIVE | VQFN | RHA | 40 | 2500 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-3 | Samples |
| TPS65251-3RHAT | ACTIVE | VQFN | RHA | 40 | 250 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | TPS 65251-3 | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

10-Dec-2020

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Feb-2015

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | _ | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS65251-1RHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65251-1RHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65251-2RHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65251-2RHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65251-3RHAR | VQFN | RHA | 40 | 2500 | 330.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |
| TPS65251-3RHAT | VQFN | RHA | 40 | 250 | 180.0 | 16.4 | 6.3 | 6.3 | 1.1 | 12.0 | 16.0 | Q2 |

www.ti.com 4-Feb-2015



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS65251-1RHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| TPS65251-1RHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| TPS65251-2RHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| TPS65251-2RHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |
| TPS65251-3RHAR | VQFN | RHA | 40 | 2500 | 367.0 | 367.0 | 38.0 |
| TPS65251-3RHAT | VQFN | RHA | 40 | 250 | 210.0 | 185.0 | 35.0 |

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司