













LM5119

ZHCS571I –AUGUST 2010 – REVISED APRIL 2018

# LM5119 宽输入范围双路同步降压控制器

# 1 特性

- 仿真峰值电流模式控制
- 宽工作电压范围(5.5V至65V)
- 可轻松配置为双路输出或交错单路输出
- 稳健耐用的 3.3A 峰值栅极驱动
- 开关频率最高可通过编程设定为 750kHz
- 可选二极管仿真模式
- 可编程输出(基准电压为 0.8V)
- 精度为 1.5% 的基准电压
- 可编程电流限制
- 断续模式过载保护
- 可编程软启动
- 可编程线路欠压锁定
- 自动切换至外部偏置电源
- 通道 2 使能逻辑输入
- 热关断
- 32 引脚超薄型四方扁平无引线 (WQFN) 封装

# 2 应用

- 工业 DC-DC 电机驱动器
- 电信:服务器和路由器

# 3 说明


LM5119 器件是一款双路同步降压控制器,适用于高 压 电源或变化范围较大的输入电源的降压稳压器应 用。此控制方法基于采用仿真电流斜坡的电流模式控 制。电流模式控制可提供内部线路前馈、逐周期电流限 制和简化的环路补偿。通过使用仿真电流斜坡可降低脉 宽调制电路的噪声灵敏度,从而对高输入电压应用中所 需的极小占空比进行可靠 控制。开关频率可设定在 50kHz 至 750kHz 范围内。LM5119 器件可驱动支持 自适应死区时间控制的外部高侧和低侧 NMOS 功率开 关。用户可选二极管仿真模式可实现断续模式运行,从 而提高轻负载条件下的效率。凭借高压偏置稳压器以及 自动切换至外部偏置的功能,可以进一步提高效率。其 他 功能 包括: 热关断、频率同步、逐周期和断续模式 电流限制以及可调节线路欠压锁定。该器件采用功耗增 强型 32 引脚无引线 WQFN 封装,并且配有利于散热 的外露芯片连接焊盘。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
LM5119	WQFN (32)	5.00mm × 5.00mm

(1) 如需了解所有可用封装,请参阅产品说明书末尾的可订购产品 附录。

### 简化应用电路





		目录		
1	特性1		7.3 Feature Description	1
2	应用1		7.4 Device Functional Modes	18
3	说明	8	Application and Implementation	19
4	修订历史记录		8.1 Application Information	
5	Pin Configuration and Functions		8.2 Typical Applications	2°
6	Specifications5	^	Power Supply Recommendations	34
•	6.1 Absolute Maximum Ratings 5	40	Layout	34
	6.2 ESD Ratings		10.1 Layout Guidelines	34
	6.3 Recommended Operating Conditions		10.2 Layout Example	3
	6.4 Thermal Information	11	## 11 1 2 4 1 2 5 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	
	6.5 Electrical Characteristics		11.1 接收文档更新通知	
	6.6 Switching Characteristics 8		11.2 社区资源	
	6.7 Typical Characteristics		11.3 商标	
7	Detailed Description 11		11.4 静电放电警告	
	7.1 Overview 11		11.5 术语表	
	7.2 Functional Block Diagram 12	12	机械、封装和可订购信息	36


# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Cł	hanges from Revision H (May 2016) to Revision I	Page
•	将汽车级器件 LM5119Q 参考移到了产品说明书 SLUSD96 中。	1
•	Changed Two-Phase to Interleaved Two-Phase Operation section header	19
•	Added Interleaved 4-Phase Operation section	20
•	Added Two-Phase Design Example	32
Cł	hanges from Revision G (January 2014) to Revision H	Page
•	添加了 <i>ESD</i> 额定值 表、特性 说明 部分、器件功能模式、应用和实施 部分、电源建议 部分、布局 部分、器件和文档 支持 部分以及机械、封装和可订购信息 部分	
Cł	hanges from Revision F (February 2013) to Revision G	Page
•	Changed LLP-32 to WQFN-32	11



# 5 Pin Configuration and Functions



**Pin Functions** 

PI	PIN Type(1)		DESCRIPTION
NAME NO.		TTPE	DESCRIPTION
AGND	12	G	Analog ground. Return for the internal 0.8-V voltage reference and analog circuits.
COMP1	10	0	Output of the channel1 internal error amplifier. The loop compensation network must be connected between this pin and the FB1 pin.
COMP2	15	0	Output of the channel2 internal error amplifier. The loop compensation network must be connected between this pin and the FB2 pin.
CS1	5	I	Current sense amplifier input. Connect to the high side of the channel1 current sense resistor.
CS2	20	I	Current sense amplifier input. Connect to the high side of the channel2 current sense resistor.
CSG1	4	1	Kelvin ground connection to the external current sense resistor. Connect directly to the low side of the channel1 current sense resistor.
CSG2	21	I	Kelvin ground connection to the external current sense resistor. Connect directly to the low side of the channel2 current sense resistor.
DEMB	17	I	Logic input that enables diode emulation when in the low state. In diode emulation mode, the low-side MOSFET is latched off for the remainder of the PWM cycle when the buck inductor current reverses direction (current flow from output to ground). When DEMB is high, diode emulation is disabled allowing current to flow in either direction through the low-side MOSFET. A 50-kΩ pulldown resistor internal to the LM5119 holds DEMB pin low and enables diode emulation if the pin is left floating.
EN2	11	I	If the EN2 pin is low, channel2 is disabled. Channel1 and all other functions remain active. The EN2 has a $50-k\Omega$ pullup resistor to enable channel2 when the pin is left floating.
FB1	9	1	Feedback input and inverting input of the channel1 internal error amplifier. A resistor divider from the channel1 output to this pin sets the output voltage level. The regulation threshold at the FB1 pin is 0.8 V.
FB2	16	I	Feedback input and inverting input of the channel2 internal error amplifier. A resistor divider from the channel2 output to this pin sets the output voltage level. The regulation threshold at the FB2 pin is 0.8 V.
HB1	30	Р	High-side driver supply for bootstrap gate drive. Connect to the cathode of the channel1 external bootstrap diode and to the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-side MOSFET gate and must be placed as close to controller as possible.

### (1) G = Ground, I = Input, O = Output, P = Power



# Pin Functions (continued)

PIN TYPE <sup>(1)</sup>		TVD=(1)	DECODINE
NAME	NO.	TYPE	DESCRIPTION
HB2	27	Р	High-side driver supply for bootstrap gate drive. Connect to the cathode of the channel2 external bootstrap diode and to the bootstrap capacitor. The bootstrap capacitor supplies current to charge the high-side MOSFET gate and must be placed as close to the controller as possible.
HO1	31	0	High-side MOSFET gate drive output. Connect to the gate of the channel1 high-side MOSFET through a short, low inductance path.
HO2	26	0	High-side MOSFET gate drive output. Connect to the gate of the channel2 high-side MOSFET through a short, low inductance path.
LO1	2	0	Low-side MOSFET gate drive output. Connect to the gate of the channel1 low-side synchronous MOSFET through a short, low inductance path.
LO2	23	0	Low-side MOSFET gate drive output. Connect to the gate of the channel2 low-side synchronous MOSFET through a short, low inductance path.
PGND1	3	G	Power ground return pin for low-side MOSFET gate driver. Connect directly to the low side of the channel1 current sense resistor.
PGND2	22	G	Power ground return pin for low-side MOSFET gate driver. Connect directly to the low side of the channel2 current sense resistor.
RAMP1	6	PWM ramp signal. An external resistor and capacitor connected between the SW1 pin, the RAMP1 and the AGND pin sets the channel1 PWM ramp slope. Proper selection of component values prod a RAMP1 signal that emulates the current in the buck inductor.	
PWM ramp signal. An external resistor and capacitor connected between the SW2 pin, the RAM and the AGND pin sets the channel2 PWM ramp slope. Proper selection of component values p a RAMP2 signal that emulates the current in the buck inductor.			
RES	14	0	The restart timer pin for an external capacitor that configures the hiccup mode current limiting. A capacitor on the RES pin determines the time the controller remains off before automatically restarting in hiccup mode. The two regulator channels operate independently. One channel may operate in normal mode while the other is in hiccup mode overload protection. The hiccup mode commences when either channel experiences 256 consecutive PWM cycles with cycle-by-cycle current limiting. After this occurs, a 10-µA current source charges the RES pin capacitor to the 1.25-V threshold which restarts the overloaded channel.
RT	13	I	The internal oscillator is set with a single resistor between RT and AGND. The recommended maximum oscillator frequency is 1.5 MHz which corresponds to a maximum switching frequency of 750 kHz for either channel. The internal oscillator can be synchronized to an external clock by coupling a positive pulse into RT through a small coupling capacitor.
SS1	7	I	An external capacitor and an internal 10-µA current source set the ramp rate of the channel1 error amp reference. The SS1 pin is held low when VCC1 or VCC2 < 4.9 V, UVLO < 1.25 V or during thermal shutdown.
SS2	18	I	An external capacitor and an internal 10-µA current source set the ramp rate of the channel2 error amp reference. The SS2 pin is held low when VCC1 or VCC2 < 4.9 V, UVLO < 1.25 V or during thermal shutdown.
SW1	32	I/O	Switching node of the buck regulator. Connect to channel1 bootstrap capacitor, the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET.
SW2	25	I/O	Switching node of the buck regulator. Connect to channel2 bootstrap capacitor, the source terminal of the high-side MOSFET and the drain terminal of the low-side MOSFET.
UVLO	28	I	Undervoltage lockout programming pin. If the UVLO pin is below 0.4 V, the regulator is in the shutdown mode with all function disabled. If the UVLO pin is greater than 0.4 V and below 1.25 V, the regulator is in standby mode with the VCC regulators operational, the SS pins grounded and no switching at the HO and LO outputs. If the UVLO pin voltage is above 1.25 V, the SS pins are allowed to ramp and pulse width modulated gate drive signals are delivered at the LO and HO pins. A 20-µA current source is enabled when UVLO exceeds 1.25 V and flows through the external UVLO resistors to provide hysteresis.
VCCDIS	8	I	Optional input that disables the internal VCC regulators when external biasing is supplied. If VCCDIS > 1.25 V, the internal VCC regulators are disabled. The externally supplied bias must be coupled to the VCC pins through a diode. VCCDIS has a 500-k $\Omega$ pulldown resistor to ground to enable the VCC regulators when the pin is left floating. The pulldown resistor can be overridden by pulling VCCDIS above 1.25 V with a resistor divider connected to the external bias supply.
VIN	29	Р	Supply voltage input source for the VCC regulators.
Thermal Pa	ad	_	Thermal pad of WQFN package. No internal electrical connections. Solder to the ground plane to reduce thermal resistance.



# 6 Specifications

# 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
VIN to AGND	-0.3	75	V
SW1, SW2 to AGND	-3	75	V
HB1 to SW1, HB2 to SW2	-0.3	15	V
VCC1, VCC2 to AGND (2)	-0.3	15	V
FB1, FB2, DEMB, RES, VCCDIS, UVLO to AGND	-0.3	15	V
HO1 to SW1, HO2 to SW2	-0.3	HB + 0.3	V
LO1, LO2 to AGND	-0.3	VCC + 0.3	V
SS1, SS2 to AGND	-0.3	7	V
EN2, RT to AGND	-0.3	7	V
CS1, CS2, CSG1, CSG2 to AGND	-0.3	0.3	V
PGND to AGND	-0.3	0.3	V
Junction temperature, T <sub>J</sub>		150	°C
Storage temperature, T <sub>stq</sub>	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

	•			
			VALUE	UNIT
\/	Floatroatatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	\/
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN	5.5	65	V
	VCC	5.5	14	V
	HB to SW	5.5	14	V
$T_{J}$	Junction temperature	-40	125	°C

<sup>(2)</sup> These pins must not exceed VIN.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 6.4 Thermal Information

		LM5119	
	THERMAL METRIC <sup>(1)</sup>	RTV (WQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	20.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	8.9	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.2	°C/W

For more information regarding traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

### 6.5 Electrical Characteristics

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range.  $V_{IN}$  = 36 V,  $V_{CC}$  = 8 V,  $V_{VCCDI}$ S = 0 V,  $V_{EN2}$  = 5 V,  $V_{T}$  = 25 k $\Omega$ , and no load on LO or HO (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
VIN SUPPL	Y					
	VIII and and Community	SS1 = SS2 = 0 V		6	7.3	mA
I <sub>BIAS</sub>	VIN operating current	VCCDIS = 2V, SS1 = SS2 = 0 V		400	550	μA
	VCC1 operating current	VCCDIS = 2 V, SS1 = SS2 = 0 V		3.9	4.5	mA
I <sub>VCC</sub>	VCC2 operating current	VCCDIS = 2 V, SS1 = SS2 = 0 V		1.4	2	mA
I <sub>SHUTDOWN</sub>	VIN shutdown current	UVLO = 0 V, SS1 = SS2 = 0 V		18	50	μA
VCC REGU	LATOR <sup>(3)</sup>					
V	VOO see see le tie e		6.77	7.6	8.34	V
$V_{CC(REG)}$	VCC regulation	VIN = 6 V, no external load	5.9	5.95		V
	Sourcing current limit	VCC = 0 V	25	40		mA
	VCCDIS switch threshold	VCCDIS rising	1.19	1.25	1.29	V
	VCCDIS switch hysteresis			0.07		V
	VCCDIS input current	VCCDIS = 0 V		-20		nA
	Undervoltage threshold	Positive going VCC	4.7	4.9	5.2	V
	Undervoltage hysteresis			0.2		V
EN2 INPUT					•	
V <sub>IL</sub>	EN2 input low threshold			2	1.5	V
V <sub>IH</sub>	EN2 input high threshold		2.9	2.5		V
	EN2 input pullup resistor			50		kΩ
UVLO			-			
	Threshold	UVLO rising	1.2	1.25	1.29	V
	Hysterisis current	UVLO = 1.4 V	15	20	25	μΑ
	Shutdown threshold			0.4		V
	Shutdown hysteresis voltage			0.1		V
SOFT STAF	eT .		1			
	Current source	SS = 0 V	7	10	13	μA
	Pulldown R <sub>DSON</sub>			10		Ω

<sup>(1)</sup> Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are specified through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate Texas Instrument's Average Outgoing Quality Level (AOQL).

<sup>(2)</sup> Typical specifications represent the most likely parametric normal at 25°C operation.

<sup>(3)</sup> Per VCC Regulator.



# **Electrical Characteristics (continued)**

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range.  $V_{IN}$  = 36 V,  $V_{CCD}$  = 8 V,  $V_{VCCDI}$ S = 0 V,  $V_{EN2}$  = 5 V,  $V_{T}$  = 25 k $\Omega$ , and no load on LO or HO (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
ERROR A	MPLIFIER					
V <sub>REF</sub>	FB reference voltage	Measured at FB pin, FB = COMP	0.788	0.8	0.812	V
	FB input bias current	FB = 0.8 V		1		nA
	FB disable threshold	Interleaved threshold		2.5		V
	COMP VOH	Isource = 3 mA	2.8			V
	COMP VOL	Isink = 3 mA			0.31	V
A <sub>OL</sub>	DC gain			80		dB
f <sub>BW</sub>	Unity gain bandwidth			3		MHz
PWM CO	MPARATORS					
t <sub>HO(OFF)</sub>	Forced HO OFF-time		220	320	430	ns
t <sub>ON(min)</sub>	Minimum HO ON-time	C <sub>RAMP</sub> = 50 pF		100		ns
OSCILLA <sup>-</sup>	TOR	•	•			
f <sub>SW1</sub>	Frequency 1	$R_T = 25 \text{ k}\Omega$	180	200	220	kHz
f <sub>SW2</sub>	Frequency 2	$R_T = 10 \text{ k}\Omega$	430	480	530	kHz
	RT output voltage			1.25		V
	RT sync positive threshold		2.5	3.2	4	V
	Sync pulse minimum width		100			ns
CURRENT	T LIMIT					
V <sub>CS(TH)</sub>	Cycle-by-cycle sense voltage threshold (CS – CSG)	RAMP = 0	106	120	134	mV
	CS bias current	CS = 0 V		-70	-95	μΑ
	Hiccup mode fault timer			256		Cycles
RES		•	•			
I <sub>RES</sub>	Current source			9.7		μA
V <sub>RES</sub>	Threshold	C <sub>RES</sub> charging	1.2	1.25	1.3	V
DIODE EN	MULATION					
$V_{IL}$	DEMB input low threshold			2	1.65	V
$V_{IH}$	DEMB input high threshold		2.9	2.6		V
	DEMB input pulldown resistance			50		kΩ
	SW zero cross threshold			<b>-</b> 5		mV
LO GATE	DRIVER					
$V_{OLL}$	LO low-state output voltage	I <sub>LO</sub> = 100 mA		0.1	0.18	V
V <sub>OHL</sub>	LO high-state output voltage	$I_{LO} = -100 \text{ mA}, V_{OHL} = VCC - V_{LO}$		0.17	0.26	V
	LO rise time	C-load = 1000 pF		6		ns
	LO fall time	C-load = 1000 pF		5		ns
I <sub>OHL</sub>	Peak LO source current	$V_{LO} = 0 V$		2.5		Α
I <sub>OLL</sub>	Peak LO sink current	V <sub>LO</sub> = VCC		3.3		Α
HO GATE	DRIVER					
V <sub>OLH</sub>	HO low-state output voltage	I <sub>HO</sub> = 100 mA		0.11	0.19	V
V <sub>OHH</sub>	HO high-state output voltage	$I_{HO} = -100 \text{ mA}, V_{OHH} = V_{HB} - V_{HO}$		0.18	0.27	V
	HO rise time	C-load = 1000 pF		6		ns
	HO fall time	C-load = 1000 pF		5		ns
I <sub>OHH</sub>	Peak HO Source current	V <sub>HO</sub> = 0 V, SW = 0, HB = 8 V		2.2		Α
I <sub>OLH</sub>	Peak HO sink current	$V_{HO} = V_{HB} = 8 V$		3.3		Α
	HB to SW undervoltage			3		V



# **Electrical Characteristics (continued)**

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range.  $V_{IN}$  = 36 V,  $V_{CC}$  = 8 V,  $V_{VCCDI}$ S = 0 V,  $V_{EN2}$  = 5 V,  $V_{T}$  = 25 k $\Omega$ , and no load on LO or HO (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN <sup>(1)</sup>	TYP <sup>(2)</sup>	MAX <sup>(1)</sup>	UNIT
	HB DC bias current	HB - SW = 8 V		70	100	μΑ
THERMAL						
T <sub>SD</sub>	Thermal shutdown	Rising		165		°C
	Thermal shutdown hysteresis			25		°C


# 6.6 Switching Characteristics

Typical values correspond to  $T_J$  = 25°C. Minimum and maximum limits apply over -40°C to 125°C junction temperature range. VIN = 36 V, VCC = 8 V, VCCDIS = 0 V, EN2 = 5 V,  $R_T$  = 25 k $\Omega$ , and no load on LO or HO (unless otherwise noted).

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
LO fall to HO rise delay	No load		70		ns
HO fall to LO rise delay	No load		60		ns




# 6.7 Typical Characteristics





# **Typical Characteristics (continued)**






# 7 Detailed Description


#### 7.1 Overview


The LM5119 high voltage switching regulator features all of the functions necessary to implement an efficient dual channel buck regulator that operates over a very wide input voltage range. The LM5119 may be configured as two independent regulators or as a single high current regulator with two interleaved channels. This easy-to-use regulator integrates high-side and low-side MOSFET drivers capable of supplying peak currents of 2.5 A (VCC = 8 V). The regulator control method is based on current mode control using an emulated current ramp. Emulated peak current mode control provides inherent line feedforward, cycle-by-cycle current limiting and ease-of-loop compensation. The use of an emulated control ramp reduces noise sensitivity of the pulse-width modulation circuit, allowing reliable processing of the very small duty cycles necessary in high input voltage applications. The switching frequency is user programmable from 50 kHz to 750 kHz. An oscillator or synchronization pin allows the operating frequency to be set by a single resistor or synchronized to an external clock. An undervoltage lockout and channel2 enable pin allows either both regulators to be disabled or channel2 to be disabled with full operation of channel1. Fault protection features include current limiting, thermal shutdown, and remote shutdown capability. The undervoltage lockout input enables both channels when the input voltage reaches a user selected threshold and provides a very low quiescent shutdown current when pulled low. The 32-pin WQFN package features an exposed pad to aid in thermal dissipation.



### 7.2 Functional Block Diagram







Copyright © 2016, Texas Instruments Incorporated



#### 7.3 Feature Description

# 7.3.1 High Voltage Start-Up Regulator

The LM5119 contains two internal high voltage bias regulators, VCC1 and VCC2, that provide the bias supply for the PWM controllers and gate drive for the MOSFETs of each regulator channel. The input pin (VIN) can be connected directly to an input voltage source as high as 65 V. The outputs of the VCC regulators are set to 7.6 V. When the input voltage is below the VCC set-point level, the VCC output tracks the VIN with a small dropout voltage. If VCC1 is in an undervoltage condition, channel2 is disabled. This interdependence is necessary to prevent channel2 from running open-loop in the single output interleaved mode when the channel2 error amplifier is disabled (if either VCC is in UV, both channels are disabled).

The outputs of the VCC regulators are current limited at 25-mA (minimum) output capability. Upon power up, the regulators source current into the capacitors connected to the VCC pins. When the voltage at the VCC pins exceed 4.9 V and the UVLO pin is greater than 1.25 V, both channels are enabled and a soft-start sequence begins. Both channels remain enabled until either VCC pin falls below 4.7 V, the UVLO pin falls below 1.25 V or the die temperature exceeds the thermal limit threshold.

When operating at higher input voltages the bias power dissipation within the controller can be excessive. An output voltage derived bias supply can be applied to a VCC pins to reduce the IC power dissipation. The VCCDIS input can be used to disable the internal VCC regulators when external biasing is supplied. If VCCDIS >1.25 V, the internal VCC regulators are disabled. The externally supplied bias must be coupled to the VCC pins through a diode, preferably a Schottky (low forward voltage). VCCDIS has a  $500-k\Omega$  internal pulldown resistance to ground for normal operation with no external bias. The internal pulldown resistance can be overridden by pulling VCCDIS above 1.25 V through a resistor divider connected to an external bias supply.

The VCC regulator series pass transistor includes a diode between VCC and VIN that must not be forward biased in normal operation.

If the external bias winding can supply VCC greater than VIN, an external blocking diode is required from the input power supply to the VIN pin to prevent the external bias supply from passing current to the input supply through the VCC pins. For VOUT between 6 V and 14.5 V, VOUT can be connected directly to VCC through a diode. For VOUT < 6 V, a bias winding on the output inductor can be added as shown in Figure 8.




Figure 8. VCC Bias Supply With Additional Inductor Winding

In high voltage applications, take extra care to ensure the VIN pin does not exceed the absolute maximum voltage rating of 75 V. During line or load transients, voltage ringing on the VIN line that exceeds the Absolute Maximum Rating can damage the IC. Both careful PCB layout and the use of quality bypass capacitors placed close to the VIN and AGND pins are essential.

# 7.3.2 UVLO

The LM5119 contains a dual-level undervoltage lockout (UVLO) circuit. When the UVLO pin is less than 0.4 V, the LM5119 is in shutdown mode. The shutdown comparator provides 100 mV of hysteresis to avoid chatter during transitions. When the UVLO pin voltage is greater than 0.4 V but less than 1.25 V, the controller is in standby mode. In the standby mode the VCC bias regulators are active but the controller outputs are disabled. This feature allows the UVLO pin to be used as a remote enable or disable function. When the VCC outputs exceed their respective undervoltage thresholds (4.9 V) and the UVLO pin voltage is greater than 1.25 V, the outputs are enabled and normal operation begins.



An external set-point voltage divider from the VIN to GND is used to set the minimum VIN operating voltage of the regulator. The divider must be designed such that the voltage at the UVLO pin is greater than 1.25 V when the input voltage is in the desired operating range. UVLO hysteresis is accomplished with an internal 20- $\mu$ A current source that is switched on or off into the impedance of the set-point divider. When the UVLO pin voltage exceeds 1.25-V threshold, the current source is activated to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 1.25-V threshold, the current source is turned off causing the voltage at the UVLO pin to quickly fall. The UVLO pin must not be left floating.

#### 7.3.3 Enable 2

The LM5119 contains an enable function allowing shutdown control of channel2, independent of channel1. If the EN2 pin is pulled below 2 V, channel2 enters shutdown mode. If the EN2 input is greater than 2.5 V, channel2 returns to normal operation. An internal  $50\text{-k}\Omega$  pullup resistor on the EN2 pin allows this pin to be left floating for normal operation. The EN2 input can be used in conjunction with the UVLO pin to sequence the two regulator channels. If EN2 is held low as the UVLO pin increases to a voltage greater than the 1.25-V UVLO threshold, channel1 begins operation while channel2 remains off. Both channels become operational when the UVLO, EN2, VCC1, and VCC2 pins are above their respective operating thresholds. Either channel of the LM5119 can also be disabled independently by pulling the corresponding SS pin to AGND.

### 7.3.4 Oscillator and Sync Capability

The LM5119 switching frequency is set by a single external resistor connected between the RT pin and the AGND pin ( $R_T$ ). The resistor must be located very close to the device and connected directly to the pins of the IC (RT and AGND). To set a desired switching frequency ( $f_{SW}$ ) of each channel, the resistor can be calculated with Equation 1.

$$R_{T} = \frac{5.2 \times 10^{9}}{f_{SW}} - 948$$

where

RT is in ohms

The frequency  $f_{SW}$  is the output switching frequency of each channel. The internal oscillator runs at twice the switching frequency and an internal frequency divider interleaves the two channels with 180° phase shift between PWM pulses at the HO pins.

The RT pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the RT pin. The voltage at the RT pin is nominally 1.25 V and the voltage at the RT pin must exceed 4 V to trip the internal synchronization pulse detector. A 5-V amplitude signal and 100-pF coupling capacitor are recommended. Synchronizing at greater than twice the free-running frequency may result in abnormal behavior of the pulse width modulator. Also, note that the output switching frequency of each channel is one-half the applied synchronization frequency.

### 7.3.5 Error Amplifiers and PWM Comparators

Each of the two internal high-gain error amplifiers generates an error signal proportional to the difference between the regulated output voltage and an internal precision reference (0.8 V). The output of each error amplifier is connected to the COMP pin allowing the user to provide loop compensation components. Generally a Type II network is recommended. This network creates a pole at 0 Hz, a mid-band zero, and a noise-reducing, high-frequency pole. The PWM comparator compares the emulated current sense signal from the RAMP generator to the error amplifier output voltage at the COMP pin. Only one error amplifier is required when configuring the controller as a two-channel, single-output interleaved regulator. For these applications, the channel1 error amplifier (FB1, COMP1) is configured as the master error amplifier. The channel2 error amplifier must be disabled by connecting the FB2 pin to the VCC2 pin. When configured in this manner the output of the channel2 error amplifier (COMP2) is disabled and have a high output impedance. To complete the interleaved configuration the COMP1 and the COMP2 pins must be connected together to facilitate PWM control of channel2 and current sharing between channels.



#### 7.3.6 Ramp Generator

The ramp signal used in the pulse width modulator for current mode control is typically derived directly from the buck switch current. This switch current corresponds to the positive slope portion of the inductor current. Using this signal for the PWM ramp simplifies the control loop transfer function to a single pole response and provides inherent input voltage feedforward compensation. The disadvantage of using the buck switch current signal for PWM control is the large leading edge spike due to circuit parasitics that must be filtered or blanked. Also, the current measurement may introduce significant propagation delays. The filtering, blanking time and propagation delay limit the minimum achievable pulse width. In applications where the input voltage may be relatively large in comparison to the output voltage, controlling small pulse widths and duty cycles are necessary for regulation. The LM5119 using a unique ramp generator which does not actually measure the buck switch current but rather reconstructs the signal. Representing or emulating the inductor current provides a ramp signal to the PWM comparator that is free of leading edge spikes and measurement or filtering delays. The current reconstruction is comprised of two elements; a sample-and-hold DC level and the emulated inductor current ramp as shown in Figure 9.




Figure 9. Composition of Current Sense Signal

The sample-and-hold DC level is derived from a measurement of the recirculating current flowing through the current sense resistor. The voltage across the sense resistor is sampled and held just prior to the onset of the next conduction interval of the buck switch. The current sensing and sample-and-hold provide the DC level of the reconstructed current signal. The positive slope inductor current ramp is emulated by an external capacitor connected from RAMP pin to AGND and a series resistor connected between SW and RAMP. The ramp resistor must not be connected to VIN directly because the RAMP pin voltage rating could be exceeded under high VIN conditions. The ramp created by the external resistor and capacitor has a slope proportional to the rising inductor current plus some additional slope required for slope compensation. Connecting the RAMP pin resistor to SW provides optimum slope compensation with a RAMP capacitor slope that is proportional to VIN. This adaptive slope compensation eliminates the requirement for additional slope compensation circuitry with high output voltage set points and frees the user from additional concerns in this area. The emulated ramp signal is approximately linear and the ramp slope is given in Equation 2.

$$\frac{dV_{RAMP}}{dt} = \frac{10 \times K \times V_{IN} \times R_{S}}{L}$$
 (2)

The factor of 10 in Equation 2 corresponds to the internal current sense amplifier gain of the LM5119. The K factor is a constant which adds additional slope for robust pulse-width modulation control at lower input voltages. In practice this constant can be varied from 1 to 3. R<sub>S</sub> is the external sense resistor value.

The voltage on the ramp capacitor is given with Equation 3 and Equation 4.

$$V_{RAMP} = V_{IN} \times \left(1 - e^{\frac{t_{PERIOD}}{R_{RAMP} \times C_{RAMP}}}\right)$$

$$V_{RAMP} \approx \frac{V_{IN} \times t_{PERIOD}}{R_{RAMP} \times C_{RAMP}}$$
(4)



The approximation is the first order term in a Taylor Series expansion of the exponential and is valid because  $t_{PERIOD}$  is small relative to the RAMP pin R-C time constant.

Multiplying Equation 2 by  $t_{PERIOD}$  to convert the slope to a peak voltage, and then equating Equation 2 with Equation 4 allows us to solve for  $C_{RAMP}$  using Equation 5.

$$C_{RAMP} = \frac{L}{10 \times R_S \times K \times R_{RAMP}}$$
 (5)

Choose either C<sub>RAMP</sub> or R<sub>RAMP</sub> and use Equation 5 to calculate the other component.

The difference between the average inductor current and the DC value of the sampled inductor current can cause instability for certain operating conditions. This instability is known as sub-harmonic oscillation, which occurs when the inductor ripple current does not return to its initial value by the start of next switching cycle. Sub-harmonic oscillation is normally characterized by alternating wide and narrow pulses at the switch node. The ramp equation above contains the optimum amount of slope compensation, however extra slope compensation is easily added by selecting a lower value for  $R_{RAMP}$  or  $C_{RAMP}$ .

#### 7.3.7 Current Limit

The LM5119 contains a current limit monitoring scheme to protect the regulator from possible overcurrent conditions. When set correctly, the emulated current signal is proportional to the buck switch current with a scale factor determined by the current limit sense resistor, R<sub>S</sub>, and current sense amplifier gain. The emulated signal is applied to the current limit comparator. If the emulated ramp signal exceeds 1.2 V, the present cycle is terminated (cycle-by-cycle current limiting). The current limit comparator and a simplified current measurement schematic is shown in Figure 10. In applications with small output inductance and high input voltage, the switch current may overshoot due to the propagation delay of the current limit comparator. If an overshoot must occur, the sample-and-hold circuit detects the excess recirculating current before the buck switch is turned on again. If the sample-and-hold DC level exceeds the internal current limit threshold, the buck switch is disabled and skip pulses until the current has decayed below the current limit threshold. This approach prevents current runaway conditions due to propagation delays or inductor saturation because the inductor current is forced to decay to a controlled level following any current overshoot.




Figure 10. Current Limit and Ramp Circuit

### 7.3.8 Hiccup Mode Current Limiting

To further protect the regulator during prolonged current limit conditions, an internal counter counts the PWM clock cycles during which cycle-by-cycle current limiting occurs. When the counter detects 256 consecutive cycles of current limiting, the regulator enters a low power dissipation hiccup mode with the HO and LO outputs disabled. The restart timer pin, RES, and an external capacitor configure the hiccup mode current limiting. A capacitor on the RES pin ( $C_{RES}$ ) determines the time the controller remains in low power standby mode before automatically restarting. A 10- $\mu$ A current source charges the RES pin capacitor to the 1.25-V threshold which restarts the overloaded channel. The two regulator channels operate independently. One channel may operate normally while the other is in the hiccup mode overload protection. The hiccup mode commences when either channel experiences 256 consecutive PWM cycles with cycle-by-cycle current limiting. If that occurs, the overloaded channel turns off and remains off for the duration of the RES pin timer.



The hiccup mode current limiting function can be disabled. The RES configuration is latched during initial power up when UVLO is above 1.25 V and VCC1 and VCC2 are above their UV thresholds, determining hiccup or non-hiccup current limiting. If the RES pin is tied to VCC at initial power on, hiccup current limit is disabled.

#### 7.3.9 Soft Start

The soft-start feature allows the regulator to gradually reach the steady-state operating point, thus reducing start-up stresses and surges. The LM5119 regulates the FB pin to the SS pin voltage or the internal 0.8-V reference, whichever is lower. At the beginning of the soft-start sequence when SS = 0 V, the internal 10- $\mu$ A soft-start current source gradually increases the voltage on an external soft-start capacitor (C<sub>SS</sub>) connected to the SS pin resulting in a gradual rise of the FB and output voltages.

Either regulator channel of the LM5119 can be disabled by pulling the corresponding SS pin to AGND.

## 7.3.10 HO and LO Output Drivers

The LM5119 contains a high current, high-side driver and associated high voltage level shift to drive the buck switch of each regulator channel. This gate driver circuit works in conjunction with an external diode and bootstrap capacitor. A 0.1-µF or larger ceramic capacitor, connected with short traces between the HB pin and SW pin, is recommended. During the OFF-time of the high-side MOSFET, the SW pin voltage is approximately 0 V and the bootstrap capacitor charges from VCC through the external bootstrap diode. When operating with a high PWM duty cycle, the buck switch is forced off each cycle for 320 ns to ensure that the bootstrap capacitor is recharged.

The LO and HO outputs are controlled with an adaptive dead-time methodology which insures that both outputs are never enabled at the same time. When the controller commands HO to be enabled, the adaptive dead-time logic first disables LO and waits for the LO voltage to drop. HO is then enabled after a small delay. Similarly, the LO turnon is disabled until the HO voltage has discharged. This methodology insures adequate dead-time for any size MOSFET.

Exercise care when selecting an output MOSFET with the appropriate threshold voltage, especially if VCC is supplied from the regulator output. During start-up at low input voltages the MOSFET threshold must be lower than the 4.9-V VCC undervoltage lockout threshold. Otherwise, there may be insufficient VCC voltage to completely turn on the MOSFET as VCC undervoltage lockout is released during start-up. If the buck switch MOSFET gate drive is not sufficient, the regulator may not start or it may hang up momentarily in a high power dissipation state. This condition can be avoided by selecting a MOSFET with a lower threshold voltage or if VCC is supplied from an external source higher than the output voltage. If the minimum input voltage programmed by the UVLO pin resistor divider is above the VCC regulation level, this precaution is of no concern.

#### 7.3.11 Maximum Duty Cycle

When operating with a high PWM duty cycle, the buck switch is forced off each cycle for 320 ns to ensure the bootstrap capacitor is recharged and to allow time to sample and hold the current in the low-side MOSFET. This forced OFF-time limits the maximum duty cycle of the controller. When designing a regulator with high switching frequency and high duty cycle requirements, a check must be made of the required maximum duty cycle (including losses) against the graph shown in Figure 11.

$$D_{MAX} = 1 - f_{SW} \times 320 \times 10^{-9}$$
 (6)

The actual maximum duty cycle varies with the operating frequency as shown in Equation 6.

17




Figure 11. Maximum Duty Cycle vs Switching Frequency

#### 7.3.12 Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction temperature is exceeded. When activated, typically at 165°C, the controller is forced into a low power reset state, disabling the output driver and the VCC bias regulators. This feature is designed to prevent catastrophic failures from overheating and destroying the device.

# 7.4 Device Functional Modes

# 7.4.1 Diode Emulation

A fully synchronous buck regulator implemented with a free-wheel MOSFET rather than a diode has the capability to sink current from the output in certain conditions such as light load, overvoltage, or prebias start-up. The LM5119 provides a diode emulation feature that can be enabled to prevent reverse (drain to source) current flow in the low-side free-wheel MOSFET. When configured for diode emulation, the low-side MOSFET is disabled when reverse current flow is detected. The benefit of this configuration is lower power loss at no load or light load conditions and the ability to turn on into a prebiased output without discharging the output. The diode emulation mode allows for start-up into prebiased loads, because it prevents reverse current flow as the soft-start capacitor charges to the regulation level during start-up. The negative effect of diode emulation is degraded light load transient response times. Enabling the diode emulation feature is recommended and allows discontinuous conduction operation. The diode emulation feature is configured with the DEMB pin. To enable diode emulation, connect the DEMB pin to ground or leave the pin floating. If continuous conduction operation is desired, the DEMB pin must be tied to either VCC1 or VCC2.



# 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 8.1 Application Information

#### 8.1.1 Miscellaneous Functions

EN2 is left floating which allows channel2 to always remain enabled. If EN2 is pulled below 2 V, channel2 is disabled.

The DEMB pin is left floating because this design uses diode emulation. For fully synchronous (continuous conduction) operation, connect the DEMB to a voltage greater than 2.6 V.

VCCDIS is left floating to enable the internal VCC regulators. To disable the internal VCC regulators, connect this pin to a voltage greater than 1.25 V.

#### 8.1.2 Interleaved Two-Phase Operation

Interleaved operation can offer many advantages in single-output, high-current applications. The output power path is split between two identical channels reducing the current in each channel by one-half. Ripple current reduction in the output capacitors is reduced significantly because each channel operates 180 degrees out of phase from the other. Ripple reduction is greatest at 50% duty cycle and decreases as the duty cycle varies away from 50%.

Refer to Figure 12 to estimate the ripple current reduction. Also, the effective ripple in the input and output capacitors occurs at twice the frequency of a single-channel design due to the combining of the two channels. All of these factors are advantageous in managing the higher currents and their effects in a high power design.




Figure 12. Cancellation Factor vs Duty Cycle for Output Capacitor

# **Application Information (continued)**

To begin an interleaved design, use the previous equations in this datasheet to first calculate the required value of components using one-half the current in the output power path. The attenuation factor in Figure 12 is the ratio of the output capacitor ripple to the inductor ripple versus duty cycle. The inductor ripple used in this calculation is the ripple in either inductor in a two phase design, not the ripple calculated for a single-phase design of the same output power. It can be observed that operation around 50% duty cycle results in almost complete ripple attenuation in the output capacitors. Figure 12 can be used to calculate the amount of ripple attenuation in the output capacitors.




Figure 13. Normalized Input Capacitor RMS Ripple Current vs Duty Cycle

Figure 13 illustrates the ripple current reduction in the input capacitors due to interleaving. As with the output capacitors, there is near perfect ripple reduction near 50% duty cycle. This plot can be used to calculate the ripple in the input capacitors at any duty cycle. In designs with large duty cycle swings, use the worst-case ripple reduction for the design.

To configure the LM5119 for interleaved operation, connect COMP1 and COMP2 pins together at the IC. Connecting the FB2 pin to VCC2 pin disables the channel2 error amplifier with a high output impedance at COMP2. Connect the compensation network between FB1 and the common COMP pins. Connect the two power stages together at the output capacitors. Finally use the plots in Figure 12 and Figure 13 along with the duty cycle range to determine the amount of output and input capacitor ripple reduction. Frequently more capacitance than necessary is used in a design just to meet ESR requirements. Reducing the capacitance based solely on ripple reduction graphs alone may violate this requirement.

### 8.1.3 Interleaved 4-Phase Operation

Two LM5119 devices can be designed for 4-phase operation with below configurations. The VCC shutdown and thermal shutdown on master device will shut down all four channels eventually by pulling down COMP bus. The VCC shutdown and thermal shutdown on slave device shuts down the device only under fault.

- To synchronize two devices and achieve phase shift, a 90 degree shifted clock should be applied to RT pins
  of master and slave devices
- Connect COMP pins of master and slave channels together.
- Connect FB pin of slave channel to local VCC pin.
- Connect RES pin to local VCC pin. This means hiccup model should be disabled.
- Connect all UVLO pins of master and slave channels together. This means the UVLO hysteresis current will be 4 times of 20-μA.



# 8.2 Typical Applications

### 8.2.1 Dual-output Design Example




Figure 14. 10-V 4-A, 5-V 8-A Dual Output Application

#### 8.2.1.1 Design Requirements

The procedure for calculating the external components is illustrated with Figure 14. Only the values for the 5-V output are calculated because the procedure is the same for the 10-V output. The circuit shown in Figure 14 is configured for the following specifications:

- CH1 output voltage, V<sub>OUT1</sub> = 10 V
- CH2 output voltage, V<sub>OUT2</sub> = 5 V
- CH1 maximum load current, I<sub>OUT1</sub> = 4 A
- CH2 maximum load current, I<sub>OUT2</sub> = 8 A
- Minimum input voltage, V<sub>IN(min)</sub> = 14 V
- Maximum input voltage, V<sub>IN(max)</sub> = 55 V
- Switching frequency, f<sub>SW</sub> = 230 kHz

Some component values were chosen as a compromise between the 10-V and 5-V outputs to allow identical components to be used on both outputs. This design can be reconfigured in a dual-channel interleaved configuration with a single 10-V output which requires identical power channels.

#### 8.2.1.2 Detailed Design Procedure

### 8.2.1.2.1 Timing Resistor

 $R_T$  sets the switching frequency of each regulator channel. Generally, higher frequency applications are smaller but have higher losses. Operation at 230 kHz was selected for this example as a reasonable compromise between small size and high efficiency. The value of  $R_T$  for 230-kHz switching frequency can be calculated with Equation 7.

$$R_{T} = \frac{5.2 \times 10^{9}}{f_{SW}} - 948 = 21.66 \text{ k}\Omega$$
 (7)

A standard value or 22.1  $k\Omega$  was chosen for  $R_T$ . The internal oscillator frequency is twice the switching frequency and is approximately 460 kHz.

### 8.2.1.2.2 Output Inductor

The inductor value is determined based on the operating frequency, load current, ripple current, and the input and output voltages.




Figure 15. Inductor Current

Knowing the switching frequency, maximum ripple current ( $I_{PP}$ ), maximum input voltage, and the nominal output voltage ( $V_{OUT}$ ), the inductor value can be calculated with Equation 8.

$$L = \frac{V_{OUT}}{I_{PP} \times f_{SW}} \times \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
(8)



The maximum ripple current occurs at the maximum input voltage. Typically, I<sub>PP</sub> is 20% to 40% of the full load current. When operating in the diode emulation mode configuration, the maximum ripple current must be less than twice the minimum load current. For full synchronous operation, higher ripple current is acceptable. Higher ripple current allows for a smaller inductor size, but places more of a burden on the output capacitor to smooth the ripple current. For the example in Equation 9, a ripple current of 15% of 8 A was chosen as a compromise for the 10-V output.

$$L = \frac{5 \text{ V}}{0.15 \times 8A \times 230 \text{ kHz}} \times \left(1 - \frac{5 \text{ V}}{55 \text{ V}}\right) = 16.5 \text{ }\mu\text{H}$$
(9)

The nearest standard value of 15  $\mu$ H was chosen for L. Using the value of 15  $\mu$ H for L in Equation 10 as the example (Equation 11), calculate I<sub>PP</sub> again. This step is necessary if the chosen value of L differs significantly from the calculated value.

$$I_{PP} = \frac{V_{OUT}}{L \times f_{SW}} \times \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$
(10)

$$I_{PP} = \frac{5 \text{ V}}{15 \,\mu\text{H} \times 230 \,\text{kHz}} \times \left(1 - \frac{5 \text{ V}}{55 \text{ V}}\right) = 1.32 \text{A}$$
(11)

#### 8.2.1.2.3 Current Sense Resistor

Before determining the value of current sense resistor (R<sub>S</sub>), it is valuable to understand the K factor, which is the ramp slope multiple chosen for slope compensation. The K factor can be varied from 1 to 3 in practice and is defined with Equation 12.

$$K = \frac{L}{10 \times R_S \times R_{RAMP} \times C_{RAMP}}$$
(12)

The performance of the converter varies depending on the selected K value (see Table 1). For this example, 2.5 was chosen as the K factor to minimize the power loss in sense resistor  $R_S$  and the crosstalk between channels. Crosstalk between the two regulators under certain conditions may be observed on the output as switch jitter.

The maximum output current capability ( $I_{OUT(MAX)}$ ) must be approximately 20% to 50% higher than the required output current, (8 A at  $V_{OUT2}$ ) to account for tolerances and ripple current. For this example, 120% of 8 A was chosen (9.6 A). The current sense resistor value can be calculated with Equation 13 as the example (Equation 14).

$$R_{S} = \frac{V_{CS(TH)}}{I_{OUT(MAX)} + \frac{V_{OUT} \times K}{f_{SW} \times L} - \frac{I_{PP}}{2}}$$

where

$$R_{S} = \frac{0.12}{9.6A + \frac{5 \text{ V} \times 2.5}{230 \text{ kHz} \times 15 \text{ }\mu\text{H}} - \frac{1.32A}{2}} = 0.0096$$
(14)

A value of 10 m $\Omega$  was chosen for R<sub>S</sub>. The sense resistor must be rated to handle the power dissipation at maximum input voltage when current flows through the free-wheel MOSFET for the majority of the PWM cycle. The maximum power dissipation of R<sub>S</sub> can be calculated with Equation 15 as the example (Equation 16).

$$P_{RS} = \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right) I_{OUT}^{2} R_{S}$$
(15)

$$P_{RS} = \left(1 - \frac{5 \text{ V}}{55 \text{ V}}\right) \times 8^2 \times 0.01 = 0.58 \text{W}$$
 (16)

During output short condition, the worst-case peak inductor current is limited to Equation 17 and the example (Equation 18).

23



$$I_{LIM\_PEAK} = \frac{V_{CS(TH)}}{R_S} + \frac{V_{IN(MAX)}t_{ON(MIN)}}{L}$$

where

$$I_{\text{LIM\_PEAK}} = \frac{0.12}{0.01\Omega} + \frac{55 \text{ V} \times 100 \text{ ns}}{15 \text{ }\mu\text{H}} = 12.37\text{A}$$
(18)

The chosen inductor must be evaluated for this condition, especially at elevated temperature where the saturation current rating of the inductor may drop significantly. At the maximum input voltage with a shorted output, the valley current must fall below V<sub>CS(TH)</sub> / R<sub>S</sub> before the high-side MOSFET is allowed to turn on.

#### 8.2.1.2.4 Ramp Resistor and Ramp Capacitor

The value of ramp capacitor (C<sub>RAMP</sub>) must be less than 2 nF to allow full discharge between cycles by the discharge switch internal to the LM5119. A good-quality, thermally-stable ceramic capacitor with 5% or less tolerance is recommended. For this design the value of C<sub>RAMP</sub> was set at the standard capacitor value of 820 pF. With the inductor, sense resistor and the K factor selected, the value of the ramp resistor (R<sub>RAMP</sub>) can be calculated with Equation 19 as the example (Equation 20). The standard value of 73.2 k $\Omega$  was selected.

$$R_{RAMP} = \frac{L}{10 \times R_S \times K \times C_{RAMP}}$$
(19)

$$R_{RAMP} = \frac{15 \,\mu\text{H}}{10 \times 0.01 \,\Omega \times 2.5 \times 820 \,\text{pF}} = 73.2 \,\text{k}\Omega \tag{20}$$

#### 8.2.1.2.5 Output Capacitors

The output capacitors smooth the inductor ripple current and provide a source of charge during transient loading conditions. For this design example, a 470-μF electrolytic capacitor with 10-mΩ ESR was selected as the main output capacitor. The fundamental component of the output ripple voltage is approximated with Equation 21 as the example (Equation 22 and Equation 23).

$$\Delta V_{OUT} = I_{PP} \times \sqrt{ESR^2 + \left(\frac{1}{9 \times f_{SW} \times C_{OUT}}\right)^2}$$

$$\Delta V_{OUT} = 1.32A \times \sqrt{0.01\Omega^2 + \left(\frac{1}{9 \times 230 \text{ kHz} \times 470 \text{ }\mu\text{F}}\right)^2}$$
(21)

$$\Delta V_{OUT} = 1.32 A \times \sqrt{0.01 \Omega^2 + \left(\frac{1}{9 \times 230 \text{ kHz} \times 470 \text{ }\mu\text{F}}\right)^2}$$
 (22)

$$\Delta V_{OUT} = 13.3 \text{ mV}$$
 (23)

Two 22-µF low ERS or ESL ceramic capacitors are placed in parallel with the 470-µF electrolytic capacitor to further reduce the output voltage ripple and spikes.

Table 1. Performance Variation by K Factor

	K < 1	1 <— K —> 3		K > 3
Cross talk		Higher	Lower	
Peak inductor current with short output condition	Sub-harmonic	Lower	Higher	Introduces additional
Inductor size	oscillation may occur	Smaller	Larger	pole near crossover frequency
Power dissipation of Rs		Higher	Lower	
Efficiency		Lower	Higher	



#### 8.2.1.2.6 Input Capacitors

The regulator input supply voltage typically has high source impedance at the switching frequency. Good-quality input capacitors are necessary to limit the ripple voltage at the VIN pin while supplying most of the switch current during the ON-time. When the buck switch turns on, the current into the buck switch steps to the valley of the inductor current waveform, ramps up to the peak value, and then drops to the zero at turnoff. The input capacitance must be selected for RMS current rating and minimum ripple voltage. A good approximation for the required ripple current rating necessary is  $I_{RMS} > I_{OUT} / 2$ . Seven 2.2- $\mu$ F ceramic capacitors were used for each channel. With ceramic capacitors, the input ripple voltage is triangular. The input ripple voltage with one channel operating is approximately Equation 24 as the example (Equation 25).

$$\Delta V_{\text{IN}} = \frac{I_{\text{OUT}}}{4 \times f_{\text{SW}} \times C_{\text{IN}}}$$
(24)

$$\Delta V_{IN} = \frac{8A}{4 \times 230 \text{ kHz} \times 15.4 \text{ } \mu\text{F}} = 0.565 \text{ V}$$
(25)

The ripple voltage of the input capacitors is reduced significantly with dual-channel operation because each channel operates 180 degrees out of phase from the other. Capacitors connected in parallel must be evaluated for RMS current rating. The current splits between the input capacitors based on the relative impedance of the capacitors at the switching frequency.

When the converter is connected to an input power source, a resonant circuit is formed by the line inductance and the input capacitors. To minimize overshoot make  $C_{IN} > 10 \times L_{IN}$ . The characteristic source impedance ( $Z_S$ ) and resonant frequency ( $f_S$ ) are Equation 26 and the example (Equation 27).

$$Z_{S} = \sqrt{\frac{L_{IN}}{C_{IN}}}$$

$$f_{S} = \frac{1}{2\pi\sqrt{L_{IN} \times C_{IN}}}$$
(26)

where

The converter exhibits negative input impedance which is lowest at the minimum input voltage in Equation 28.

$$Z_{IN} = \frac{V_{IN}^2}{P_{OUT}} \tag{28}$$

The damping factor for the input filter is given by Equation 29.

$$\delta = \frac{1}{2} \times \left( \frac{R_{IN} + ESR}{Z_S} + \frac{Z_S}{Z_{IN}} \right)$$

where

- R<sub>IN</sub> is the input wiring resistance
- ESR is the equivalent series resistance of the input capacitors
   (29)

When  $\delta$  = 1, the input filter is critically damped. This may be difficult to achieve with practical component values. With  $\delta$  < 0.2, the input filter exhibits significant ringing. If  $\delta$  is zero or negative, there is not enough resistance in the circuit and the input filter sustains an oscillation. When operating near the minimum input voltage, a bulk aluminum electrolytic capacitor across  $C_{\text{IN}}$  may be needed to damp the input for a typical bench test setup.

#### 8.2.1.2.7 VCC Capacitor

The primary purpose of the VCC capacitor ( $C_{VCC}$ ) is to supply the peak transient currents of the LO driver and bootstrap diode as well as provide stability for the VCC regulator. These peak currents can be several amperes. TI recommends the value of  $C_{VCC}$  be no smaller than 0.47  $\mu F$ , and be a good-quality, low-ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. A value of 1  $\mu F$  was selected for this design.

#### 8.2.1.2.8 Bootstrap Capacitor

The bootstrap capacitor between the HB and SW pins supplies the gate current to charge the high-side MOSFET gate at each cycle's turnon and recovery charge for the bootstrap diode. These current peaks can be several amperes. TI recommends the value of the bootstrap capacitor be at least 0.1  $\mu$ F, and be a good-quality, low-ESR, ceramic capacitor located at the pins of the IC to minimize potentially damaging voltage transients caused by trace inductance. The absolute minimum value for the bootstrap capacitor is calculated with Equation 30. A value of 0.47  $\mu$ F was selected for this design.

$$C_{HB} \ge \frac{Q_g}{\Delta V_{HB}}$$

where

- Q<sub>g</sub> is the high-side MOSFET gate charge
- ΔV<sub>HB</sub> is the tolerable voltage droop on C<sub>HB</sub> (which is typically less than 5% of VCC)

  (30)

#### 8.2.1.2.9 Soft-Start Capacitor

The capacitor at the SS pin ( $C_{SS}$ ) determines the soft-start time ( $t_{SS}$ ), which is the time for the output voltage to reach the final regulated value. The value of  $C_{SS}$  for a given time is determined from Equation 31. For this application, a value of 0.047  $\mu$ F was chosen for a soft-start time of 3.8 ms.

$$C_{SS} = \frac{t_{SS} \times 10 \,\mu\text{A}}{0.8 \,\text{V}} \tag{31}$$

#### 8.2.1.2.10 Restart Capacitor

The restart pin sources 10  $\mu$ A into the external restart capacitor ( $C_{RES}$ ). The value of the restart capacitor is given by Equation 32. For this application, a value of 0.47  $\mu$ F was chosen for a restart time of 59 ms.

$$C_{RES} = \frac{10 \ \mu A \times t_{RES}}{1.25 \ V}$$

where

t<sub>RES</sub> is the time the LM5119 remains off before a restart attempt in hiccup mode current limiting (32)

#### 8.2.1.2.11 Output Voltage Divider

R<sub>FB1</sub> and R<sub>FB2</sub> set the output voltage level, the ratio of these resistors is calculated from Equation 33.

$$\frac{R_{FB2}}{R_{FB1}} = \frac{V_{OUT}}{0.8 \text{ V}} - 1 \tag{33}$$

1.33 k $\Omega$  was chosen for R<sub>FB1</sub> in this design which results in a R<sub>FB2</sub> value of 6.98 k $\Omega$  for V<sub>OUT2</sub> of 5 V. A reasonable guide is to select the value of R<sub>FB1</sub> in the range between 500  $\Omega$  and 10 k $\Omega$ . The value of R<sub>FB1</sub> must be large enough to keep the total divider power dissipation small.




Figure 16. Feedback Configuration



#### 8.2.1.2.12 UVLO Divider

The UVLO threshold is internally set to 1.25 V at the UVLO pin. The LM5119 is enabled when the system input voltage VIN causes the UVLO pin to exceed the threshold voltage of 1.25 V. When the UVLO pin voltage is below the threshold, the internal 20- $\mu$ A current source is disabled. When the UVLO pin voltage exceeds the 1.25-V threshold, the 20- $\mu$ A current source is enabled causing the UVLO pin voltage to increase, providing hysteresis. The values of  $R_{UV1}$  and  $R_{UV2}$  can be determined from Equation 34 and the example (Equation 35).

$$R_{UV2} = \frac{V_{HYS}}{20 \,\mu\text{A}} \tag{34}$$

$$R_{UV1} = \frac{1.25 \text{ V} \times R_{UV2}}{V_{IN} - 1.25} \tag{35}$$

 $V_{HYS}$  is the desired UVLO hysteresis at VIN, and VIN in the second equation is the desired UVLO release (turnon) voltage. For example, if it is desired for the LM5119 to be enabled when VIN reaches 13.5 V, and the desired hysteresis is 1.2 V, then  $R_{UV2}$  must be set to 60 k $\Omega$  and  $R_{UV1}$  must be set to 6.12 k $\Omega$ . For this application,  $R_{UV2}$  was selected to be 60.4 k $\Omega$ ,  $R_{UV1}$ was selected to be 6.19 k $\Omega$ . The LM5119 can be remotely shutdown by taking the UVLO pin below 0.4 V with an external open-collector or open-drain device. The outputs and the VCC regulator are disabled in shutdown mode. Capacitor  $C_{FT}$  provides filtering for the divider. A value of 100 pF was chosen for  $C_{FT}$ . The voltage at the UVLO pin must never exceed 15 V when using the external set-point divider. It may be necessary to clamp the UVLO pin at high input voltages.




Figure 17. UVLO Configuration

#### 8.2.1.2.12.1 MOSFET Selection

Selection of the power MOSFETs is governed by the same tradeoffs as switching frequency. Breaking down the losses in the high-side and low-side MOSFETs is one way to compare the relative efficiencies of different devices. When using discrete SO-8 MOSFETs, generally the output current capability range is 2 A to 10 A. Losses in the power MOSFETs can be broken down into conduction loss, gate charging loss, and switching loss. Conduction loss P<sub>DC</sub> is approximately Equation 36 and the example (Equation 37).

$$P_{DC(HO-MOSFET)} = D \times (I_O^2 \times R_{DS(ON)} \times 1.3)$$

$$P_{DC(LO-MOSFET)} = (1-D) \times (I_O^2 \times R_{DS(ON)} \times 1.3)$$
(36)

#### where

- D is the duty cycle
- The 1.3 factor accounts for the increase in MOSFET on-resistance due to heating

Alternatively, the factor of 1.3 can be eliminated and the high temperature ON-resistance of the MOSFET can be estimated using the  $R_{DS(ON)}$  vs Temperature curves in the MOSFET datasheet. Gate charging loss,  $P_{GC}$ , results from the current driving the gate capacitance of the power MOSFETs and is approximated with Equation 38.

$$P_{GC} = n \times V_{CC} \times Q_{\alpha} \times f_{SW}$$

#### where

- Q<sub>q</sub> refers to the total gate charge of an individual MOSFET
- n is the number of MOSFETs
   (38)

(37)



Gate charge loss differs from conduction and switching losses in that the actual dissipation occurs in the LM5119 and not in the MOSFET itself. Further loss in the LM5119 is incurred if the gate driving current is supplied by the internal linear regulator. In this example, VCC is supplied from the 10-V output through a diode to minimize the loss of the internal linear regulator.

Switching loss occurs during the brief transition period as the MOSFET turns on and off. During the transition period both current and voltage are present in the channel of the MOSFET. The switching loss can be approximated with Equation 39.

$$P_{SW} = 0.5 \times V_{IN} \times I_O \times (t_R + t_F) \times f_{SW}$$

where

The rise and fall times are usually mentioned in the MOSFET datasheet or can be empirically observed with an oscilloscope. Switching loss is calculated for the high-side MOSFET only. Switching loss in the low-side MOSFET is negligible because the body diode of the low-side MOSFET turns on before the MOSFET itself, minimizing the voltage from drain to source before turnon. For this example, the maximum drain-to-source voltage applied to either MOSFET is 55 V. The selected MOSFETs must be able to withstand 55 V plus any ringing from drain to source, and be able to handle at least the VCC voltage plus any ringing from gate to source. A good choice of MOSFET for the 55-V input design example is the PSMN5R5. It has an  $R_{\rm DS(ON)}$  of 5.2 m $\Omega$  and total gate charge of 56 nC. In applications where a high step-down ratio is maintained in normal operation, efficiency may be optimized by choosing a high-side MOSFET with lower  $R_{\rm DS(ON)}$ .

#### 8.2.1.2.13 MOSFET Snubber

A resistor-capacitor snubber network across the low-side MOSFET reduces ringing and spikes at the switching node. Excessive ringing and spikes can cause erratic operation and couple noise to the output. Selecting the values for the snubber is best accomplished through empirical methods. First, make sure the lead lengths for the snubber connections are very short. Start with a resistor value between 5 and 50  $\Omega$ . Increasing the value of the snubber capacitor results in more damping, but higher snubber losses. Select a minimum value for the snubber capacitor that provides adequate damping of the spikes on the switch waveform at high load. A snubber may not be necessary with an optimized layout.

#### 8.2.1.2.14 Error Amplifier Compensation

 $R_{COMP}$ ,  $C_{COMP}$ , and  $C_{HF}$  configure the error amplifier gain characteristics to accomplish a stable voltage loop gain. One advantage of current mode control is the ability to close the loop with only two feedback components,  $R_{COMP}$  and  $C_{COMP}$ . The voltage loop gain is the product of the modulator gain and the error amplifier gain. For the 5-V output design example, the modulator is treated as an ideal voltage-to-current converter. The DC modulator gain of the LM5119 can be modeled with Equation 40.

$$DC_{GAIN_{(MOD)}} = \frac{R_{LOAD}}{(A \times R_S)}$$
(40)

#### NOTE

A is the gain of the current sense amplifier which is 10 in the LM5119

The dominant low frequency pole of the modulator is determined by the load resistance ( $R_{LOAD}$ ) and output capacitance ( $C_{OUT}$ ). The corner frequency of this pole is calculated with Equation 41.

$$f_{P(MOD)} = \frac{1}{(2\pi \times R_{LOAD} \times C_{OUT})}$$
(41)

For  $R_{LOAD} = 5 \text{ V} / 8 \text{ A} = 0.625 \Omega$  and  $C_{OUT} = 514 \mu\text{F}$  (effective) then  $f_{P(MOD)} = 496 \text{ Hz}$ .

DC  $Gain_{(MOD)} = 0.625 \Omega / (10 \times 10 m\Omega) = 6.25 = 15.9 dB.$ 

For the 5-V design example, the modulator gain versus frequency characteristic is shown in Figure 18.






Figure 18. Modulator Gain and Phase

Components  $R_{COMP}$  and  $C_{COMP}$  configure the error amplifier as a Type II configuration. The DC gain of the amplifier is 80 dB with a pole at 0 Hz and a zero at  $f_{ZEA}=1$  /  $(2~\pi \times R_{COMP} \times C_{COMP})$ . The error amplifier zero cancels the modulator pole leaving a single pole response at the crossover frequency of the voltage loop. A single pole response at the crossover frequency yields a very stable loop with 90 degrees of phase margin. For the design example, a conservative target loop bandwidth (crossover frequency) of 11 kHz was selected. The compensation network zero ( $f_{ZEA}$ ) must be selected at least an order of magnitude less than the target crossover frequency. This constrains the product of  $R_{COMP}$  and  $C_{COMP}$  for a desired compensation network zero 1 /  $(2~\pi \times R_{COMP} \times C_{COMP})$  to be approximately 1.1 kHz. Increasing  $R_{COMP}$ , while proportionally decreasing  $C_{COMP}$ , increases the error amp gain. Conversely, decreasing  $R_{COMP}$  while proportionally increasing  $R_{COMP}$ , decreases the error amp gain. For the design example  $R_{COMP}$  was selected as 6800 pF and  $R_{COMP}$  was selected as 36.5 k $R_{COMP}$ . These values configure the compensation network zero at 640 Hz. The error amp gain at frequencies greater than  $R_{COMP}$  which is approximately 5.22 (14.3 dB).




Figure 19. Error Amplifier Gain and Phase

The overall voltage loop gain can be predicted as the sum (in dB) of the modulator gain and the error amp gain.







Figure 20. Overall Voltage Loop Gain and Phase

If a network analyzer is available, the modulator gain can be measured and the error amplifier gain can be configured for the desired loop transfer function. If the K factor is between 2 and 3, the stability must be checked with the network analyzer. If a network analyzer is not available, the error amplifier compensation components can be designed with the guidelines given. Step load transient tests can be performed to verify acceptable performance. The step load goal is minimum overshoot with a damped response.  $C_{HF}$  can be added to the compensation network to decrease noise susceptibility of the error amplifier. The value of  $C_{HF}$  must be sufficiently small because the addition of this capacitor adds a pole in the error amplifier transfer function. This pole must be well beyond the loop crossover frequency. A good approximation of the location of the pole added by  $C_{HF}$  is:  $f_{P2} = f_{ZEA} \times C_{COMP} / C_{HF}$ . The value of  $C_{HF}$  was selected as 100 pF for the design example.

### 8.2.1.3 Application Curves





### 8.2.2 Two-Phase Design Example




Figure 23. Two-Phase Design Example



#### 8.2.2.1 Design Requirements


Below are the design requirements for two-phase operation.

- Output voltage, V<sub>OUT</sub> = 10 V
- Load current, I<sub>OUT</sub> = 8 A
- Minimum input voltage, V<sub>IN(min)</sub> = 14 V
- Maximum input voltage, V<sub>IN(max)</sub> = 55 V
- Switching frequency, f<sub>SW</sub> = 230 kHz


### 8.2.2.2 Detailed Design Procedure

Refer to the design procedure of dual-output example to select external components. In the device evaluation board (schematic shown in ) interleaved operation can be enabled by shorting both outputs together (with identical components in the power train), and using zero ohm resistors for R22 and R21. This shorts VCC2 to FB2 and COMP2 to COMP1 respectively. Also the channel2 feedback network C14, R6, and C15 must be removed.

#### 8.2.2.3 Application Curves







# 9 Power Supply Recommendations

LM5119 is a power management device. The power supply for the device is an DC voltage source within the specified input range.

# 10 Layout

## 10.1 Layout Guidelines

The LM5119 consists of two integrated regulators operating almost independently. Crosstalk between the two regulators under certain conditions may be observed as switch jitter. This effect is common for any dual-channel regulator. Crosstalk effects are usually most severe when one channel is operating around 50% duty cycle. Careful layout practices help to minimize this effect. The following board layout guidelines apply specifically to the LM5119 and must be followed for best performance.


- 1. Keep the Loop1 and Loop2, shown in Figure 27, as small as possible
- 2. Keep the signal and power grounds separate
- 3. Place VCC capacitors (C6, C7) and VIN capacitor (C9) as closes as possible to the LM5119
- 4. Route CS and CSG traces together with Kelvin connection to the sense resistor
- 5. Connect AGND and PGND directly to the underside exposed pad
- 6. Ensure there are no high current paths beneath the underside exposed pad

#### 10.1.1 Switching Jitter Root Causes and Solutions

- 1. Noise coupling of the high frequency switching between two channels through the input power rail
  - 1. Keep the high current path as short as possible
  - 2. Choose a FET with minimum lead inductance
  - 3. Place local bypass capacitors  $(C_{IN1}, C_{IN2})$  as close as possible to the high-side FETs to isolate one channel from the high frequency noise of the other channel
  - 4. Slow down the SW switching speed by increasing gate resistors R29 and R30
  - 5. Minimize the effective ESR or ESL of the input capacitor by paralleling input capacitors
- 2. High frequency AC noise on FB, CS, CSG and COMP
  - 1. Use the star ground PCB layout technique and minimize the length of the high current path
  - 2. Keep the signal traces away from the SW, HO, HB traces and the inductor
  - 3. Add an R-C filter between the CS and CSG pins
  - 4. Place CS filter capacitor (C30, C31) next to the LM5119 and on the same PCB layer as the LM5119
- 3. Ground offset at the switching frequency
  - 1. Use the star ground PCB layout technique and minimize the length between the grounds of C<sub>IN1</sub>and C<sub>IN2</sub>



# 10.2 Layout Example



The bold lines indicate a solid ground plane. Make the traces to the widest and the shortest and use the star ground technique.

These lines indicate the high current paths. Make the traces as wide and short as possible

These lines indicate the small signal paths. The traces can be narrow but keep them away from any radiated noise and away from traces that may couple noise capacitively

These points require the maximum bypassing of the high frequency switching noise. Isolate each channel from the high frequency switching noise of the other channel.

Figure 27. Recommended PCB Layout



### 11 器件和文档支持

## 11.1 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 11.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 11.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此产品说明书的浏览器版本,请查阅左侧的导航栏。

### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
LM5119PSQ/NOPB	ACTIVE	WQFN	RTV	32	1000	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5119P	Samples
LM5119PSQE/NOPB	ACTIVE	WQFN	RTV	32	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5119P	Samples
LM5119PSQX/NOPB	ACTIVE	WQFN	RTV	32	4500	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 125	L5119P	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 30-Apr-2018

# TAPE AND REEL INFORMATION





_		
		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
	W	Overall width of the carrier tape
Γ	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5119PSQ/NOPB	WQFN	RTV	32	1000	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LM5119PSQE/NOPB	WQFN	RTV	32	250	178.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1
LM5119PSQX/NOPB	WQFN	RTV	32	4500	330.0	12.4	5.3	5.3	1.3	8.0	12.0	Q1

www.ti.com 30-Apr-2018



\*All dimensions are nominal

7 III GITTIOTIOTOTIO GITO TTOTTIITIGI							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM5119PSQ/NOPB	WQFN	RTV	32	1000	210.0	185.0	35.0
LM5119PSQE/NOPB	WQFN	RTV	32	250	210.0	185.0	35.0
LM5119PSQX/NOPB	WQFN	RTV	32	4500	367.0	367.0	35.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
  - B. This drawing is subject to change without notice.
  - C. Quad Flatpack, No-Leads (QFN) package configuration.
  - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
  - F. Falls within JEDEC MO-220.



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司