











**TPS63802** 


ZHCSJ11B - NOVEMBER 2018 - REVISED OCTOBER 2019

# 采用 DFN 封装的 TPS63802 2A、高效率、低 IQ 降压/升压转换器

## 1 特性

- 输入电压范围: 1.3V 至 5.5V
  - 器件启动时输入电压大于 1.8V
- 输出电压范围: 1.8V 至 5.2V (可调)
- V<sub>I</sub> ≥ 2.3V、V<sub>O</sub> = 3.3V 时,输出电流为 2A
- 在整个负载范围内具有高效率
  - 11µA 运行静态电流
  - 具有省电模式和适用于强制 PWM 模式的模式 选择
- 峰值电流降压/升压模式架构
  - 可在降压、降压/升压和升压操作模式之间定义 切换点
  - 正向和反向电流运行
  - 启动至预偏置输出
- 安全、可靠运行特性
  - 集成软启动
  - 过热和过压保护
  - 带负载断开功能的真正关断功能
  - 正向和反向电流限制
- 21.5 mm<sup>2</sup> 的小解决方案尺寸
  - 小型 SON/DFN 封装(类似于 QFN)
  - 小型 0.47µH 电感器
  - 与 22µF 最小输出电容器配合使用
- 使用 TPS63802 并借助 WEBENCH® 电源设计器 创建定制设计方案

## 典型应用



删除了射频放大器电源

#### 2 应用

- 系统前置稳压器(跟踪和远程信息处理、便携式 POS、家庭自动化、IP 网络摄像头)
- 负载点调节(有线传感器、端口/电缆适配器和加密 狗、电子智能锁、物联网)
- 蓄电池备用电源(电表、数据集中器、电能质量监测仪)
- 热电器件电源(TEC、光纤模块)
- 通用电压稳定器和转换器

## 3 说明


TPS63802 是一款高效率、高输出电流降压/升压转换器。根据输入电压不同,当输入电压近似等于输出电压时,它会自动以升压、降压或全新的 4 周期降压/升压模式运行。在定义的阈值内进行模式切换,避免不必要的模式内切换,以减少输出电压纹波。这类器件的输出电压可在较宽输出电压范围内通过电阻式分压器进行单独调整。 静态电流为 11μA,可在极小直至空载条件下实现最高效率。

#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)			
TPS63802	10 引脚 VSON- HR(0.5mm 间 隔)	3.0mm × 2.0mm			

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

## 效率与输出电流间的关系 (Vo = 3.3V)



 $\triangle$ 



# 目录

1	特性 1		8.4 Device Functional Modes	13
2	应用1	9	Application and Implementation	
3		•	9.1 Application Information	
4	修订历史记录 2		9.2 Typical Application	
5	说明(续)3	10	Power Supply Recommendations	
6	Pin Configuration and Functions 4	11	Layout	
7	Specifications		11.1 Layout Guidelines	
•	7.1 Absolute Maximum Ratings 5		11.2 Layout Example	27
	7.2 ESD Ratings 5	12	器件和文档支持	28
	7.3 Recommended Operating Conditions		12.1 器件支持	28
	7.4 Thermal Information		12.2 文档支持	28
	7.5 Electrical Characteristics		12.3 接收文档更新通知	28
	7.6 Typical Characteristics 8		12.4 支持资源	
8	Detailed Description9		12.5 商标	
	8.1 Overview		12.6 静电放电警告	
	8.2 Functional Block Diagram9		12.7 Glossary	
	8.3 Feature Description	13	机械、封装和可订购信息	29

# 4 修订历史记录

CI	hanges from Revision A (January 2019) to Revision B	Page
•	将器件状态从预告信息 更改为生产数据	1
•	更改了封装组名称	1
	添加了相关文档	




# 5 说明 (续)

TPS63802 采用 1.4mm x 2.3mm 耐热增强型 HotRod™ 双边扁平无引线 (DFN) 封装。由于使用很少的物料清单,因此解决方案尺寸可以很小。



# 6 Pin Configuration and Functions



## **Pin Functions**

PIN NAME NO.		DESCRIPTION		
		DESCRIPTION		
EN	1	Device Enable input. Set HIGH to enable and LOW to disable. It must not be left floating.		
MODE 2 PFM/PWM mode selection. Set LOW for power safe mode, set HIGH for forced PWM left floating.		PFM/PWM mode selection. Set LOW for power safe mode, set HIGH for forced PWM mode. It must not be left floating.		
AGND 3		Analog ground		
FB	4	Voltage feedback sensing pin		
PG	5	Power good indicator, open-drain output		
VOUT	6	Power stage output		
L2	7	Connection for inductor		
GND	8	Power ground		
L1	9	Connection for inductor		
VIN	10	Supply voltage input		



## 7 Specifications

#### 7.1 Absolute Maximum Ratings

over junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	VIN, L1, L2, EN, MODE, VOUT, FB, PG		6	٧
Vollage (=)	L1, L2 (AC, less than 10 ns)	-3	9	V
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>	Storage temperature, T <sub>stg</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground pin.

## 7.2 ESD Ratings

				VALUE	UNIT
	V <sub>(ESD)</sub>	Clastrostatia disebaras	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
		Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

			MIN	NOM	MAX	UNIT
VI	Input voltage	Input voltage			5.5	V
Vo	Output voltage	Output voltage			5.2 <sup>(2)</sup>	V
Cı	Effective capacitance connected to V <sub>IN</sub>		4	5		μF
L	Effective inductance		0.37	0.47	0.57	μН
C	TPS63802 Effective capacitance connected to V <sub>OUT</sub>	1.8 V ≤ V <sub>O</sub> ≤ 2.3 V	10			μF
Co		V <sub>O</sub> > 2.3 V	7	8.2		μF
TJ	Operating junction temperature	Operating junction temperature	-40		125	°C

<sup>(1)</sup> Minimum startup voltage of  $V_I > 1.8 \text{ V}$  until power good

#### 7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		TPS63802	
	THERMAL METRIC	VSON	UNIT
		10 PINS	
$R_{\Theta JA}$	Junction-to-ambient thermal resistance	81.0	°C/W
$R_{\Theta JC(top)}$	Junction-to-case (top) thermal resistance	36.4	°C/W
$R_{\Theta JB}$	Junction-to-board thermal resistance	23.4	°C/W
$\Psi_{\text{JT}}$	Junction-to-top characterization parameter	0.9	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	23.5	°C/W
R <sub>⊕JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	°C/W

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

<sup>(2)</sup> V<sub>O</sub> margin for accuracy and load steps is considerd in absolut maximum ratings



## 7.5 Electrical Characteristics

 $V_{IN}$ = 1.8 V to 5.5 V,  $V_{OUT}$  = 1.8 V to 5.2 V ,  $T_J$ = -40°C to +125°C, typical values are at  $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 3.3 V and  $T_J$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIO	DNS	MIN	TYP	MAX	UNIT
SUPPLY							
V <sub>IN;LOAD</sub>	Minimum input voltage for full load, once started	I <sub>OUT</sub> = 2 A, VOUT = 3.3 V, T <sub>J</sub> = 25°C			2.3		V
$I_{Q;VIN}$	Quiescent current into VIN	TPS63802; $T_J = 25$ °C, $EN = V_{IN} = 3$ switching	.6 V, V <sub>OUT</sub> = 3.3 V, not		11		μА
I <sub>SD</sub>	Shutdown current into VIN	$EN = Iow, -40^{\circ}C \le T_{J} \le 85^{\circ}C, V_{IN} = 3$	$N = low, -40^{\circ}C \le T_{J} \le 85^{\circ}C, V_{IN} = 3.6 \text{ V}, V_{OUT} = 0 \text{ V}$		45	600	nA
UVLO	Undervoltage lockout threshold	V <sub>IN</sub> falling, VOUT ≥ 1.8 V, once start	ted	1.2	1.25	1.29	V
UVLO	Undervoltage lockout threshold	V <sub>IN</sub> rising		1.6	1.7	1.79	V
T <sub>SD</sub>	Thermal shutdown	Temperature rising			150		°C
$T_{SD;HYST}$	Thermal shutdown hysteresis				20		°C
SOFT-STAI	RT, POWER GOOD						
T <sub>ramp</sub>	Soft-start, Current limit ramp time	$T_J = 25$ °C, $V_{IN} = 3.6$ V, $V_{OUT} = 3.3$ first switching to power good	$V_J = 25^{\circ}\text{C}$ , $V_{IN} = 3.6 \text{ V}$ , $V_{OUT} = 3.3 \text{ V}$ , $V_{OUT} = 3.5 \text{ A}$ , time from irst switching to power good		224		μs
T <sub>delay</sub>	Delay from EN-edge until rising V <sub>OUT</sub>	$T_J = 25^{\circ}\text{C}$ , $V_{\text{IN}} = 3.6 \text{ V}$ , $V_{\text{OUT}} = 3.3 ^{\circ}$ until rising first switching	V, Delay from EN-edge		321		μs
LOGIC SIG	NALS EN, MODE						
V <sub>THR;EN</sub>	Threshold Voltage rising for EN- Pin			1.07	1.1	1.13	V
V <sub>THF;EN</sub>	Threshold Voltage falling for EN- Pin			0.97	1	1.03	V
V <sub>IH</sub>	High-level input voltage			1.2			V
V <sub>IL</sub>	Low-level input voltage					0.4	V
V <sub>PG;rising</sub>	Davier Cood threshold voltage	VOUT rising, referenced to VOUT no	ominal		95		%
$V_{PG;falling}$	Power Good threshold voltage	VOUT falling, referenced to VOUT n	ominal		90		%
V <sub>PG;Low</sub>	Power Good low-level output voltage	I <sub>SINK</sub> = 1 mA	I <sub>SINK</sub> = 1 mA			0.4	V
t <sub>PG;delay</sub>	Power Good delay time	V <sub>FB</sub> falling			14		μs
I <sub>lkg</sub>	Input leakage current				0.01	0.2	μA
I <sub>SD</sub>	Shutdown current into VOUT	$EN = low, -40^{\circ}C \le T_{J} \le 85^{\circ}C, V_{IN} = 3^{\circ}C$	3.6 V, V <sub>OUT</sub> = 3.3 V		±0.5	±600	nA
V <sub>FB</sub>	Feedback Regulation Voltage				500		mV
V <sub>FB</sub>	Feedback Voltage accuracy	PWM mode		-1		1	%
		V <sub>OUT</sub> rising		5.5	5.7	5.9	V
	Overvoltage Protection Threshold	V <sub>IN</sub> rising		5.5	5.7	5.9	V
I <sub>PWM/PFM</sub>	Peak Inductor Current to enter PFM-Mode	V <sub>IN</sub> = 3.6 V; V <sub>OUT</sub> = 3.3 V			1.06		А
I <sub>FB</sub>	Feedback Input Bias Current	V <sub>FB</sub> = 500 mV			5	100	nA
	Peak Current Limit, Boost Mode			4	5	5.75	Α
I <sub>PK</sub>	Peak Current Limit, Buck-Boost Mode	TPS63802; V <sub>IN</sub> ≥ 2.5 V			5		А
	Peak Current Limit, Buck Mode				3.8		Α
I <sub>PK;Reverse</sub>	Peak Current Limit for Reverse Operation	V <sub>I</sub> = 5 V, V <sub>O</sub> = 3.3 V			-0.9		А
Buck	High-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}; I_{(L2)} = 0.19 \text{ A}$	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		47		mΩ
R <sub>DS;ON</sub>	Low-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}; I_{(L2)} = 0.19 \text{ A}$	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 $ V; $I_{O} = 0.5 \text{ A}$		30		mΩ
Boost	High-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}; I_{(L1)} = 0.19 \text{ A}$	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 $ V; $I_{O} = 0.5 \text{ A}$		43		mΩ
R <sub>DS;ON</sub>	Low-side FET on-resistance	$V_{IN} = 3 \text{ V}, V_{OUT} = 3.3 \text{ V}; I_{(L1)} = 0.19 \text{ A}$	V <sub>IN</sub> = 3 V, V <sub>OUT</sub> = 3.3 V; I <sub>O</sub> = 0.5 A		18		$m\Omega$




# **Electrical Characteristics (continued)**


 $V_{IN}$ = 1.8 V to 5.5 V,  $V_{OUT}$  = 1.8 V to 5.2 V ,  $T_J$ = -40°C to +125°C, typical values are at  $V_{IN}$ = 3.6 V,  $V_{OUT}$  = 3.3 V and  $T_J$ = 25°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Inductor Switching Frequency, Boost Mode	$V_{\rm IN}$ = 2.3V, $V_{\rm OUT}$ = 3.3V, no Load, MODE = HIGH, $T_{\rm J}$ = 25°C		2.1		MHz
f <sub>SW</sub>	Inductor Switching Frequency, Buck-Boost Mode $V_{IN} = 3.3V$ , $V_{OUT} = 3.3V$ , no Load, MODE = HIGH, $T_J = 25^{\circ}C$			1.4		MHz
	Inductor Switching Frequency, Buck Mode	$V_{\text{IN}}$ = 4.3, $V_{\text{OUT}}$ = 3.3V, no Load, MODE = HIGH, T $_{\text{J}}$ = 25°C		1.6		MHz
	Line regulation	V <sub>IN</sub> = 2.4 V to 5.5 V, V <sub>OUT</sub> = 3.3V, I <sub>OUT</sub> = 2 A		0.3		%
	Load regulation	$\ensuremath{\text{V}_{\text{IN}}}\xspace = 3.6$ V, $\ensuremath{\text{V}_{\text{OUT}}}\xspace = 3.3$ V, $\ensuremath{\text{I}_{\text{OUT}}}\xspace = 0$ A to 2 A, forced-PWM mode		0.1		%



## 7.6 Typical Characteristics








## 8 Detailed Description

#### 8.1 Overview

The TPS63802 buck-boost converter uses four internal switches to maintain synchronous power conversion at all possible operating conditions. This enables the device to keep high efficiency over a wide input voltage and output load range. To regulate the output voltage at all possible input voltage conditions, the device automatically transitions between buck, buck-boost, and boost operation as required by the operating conditions. Therefore, it operates as a buck converter when the input voltage is higher than the output voltage, and as a boost converter when the input voltage is lower than the output voltage. When the input voltage is close to the output voltage, it operates in a 3-cycle buck-boost operation. In this mode, all four switches are active (see *Buck-Boost Operation*). The RMS current through the switches and the inductor is kept at a minimum to minimize switching and conduction losses. Controlling the switches this way allows the converter to always keep high efficiency over the complete input voltage range. The device provides a seamless transition between all modes.

#### 8.2 Functional Block Diagram





#### 8.3 Feature Description

#### 8.3.1 Control Loop Description

The TPS63802 uses a peak current mode control architecture. It has an inner current loop where it measures the peak current of the boost high-side MOSFET and compares it to a reference current. This current is the output of the outer voltage loop. It measures the output voltage via the FB-pin and compares it with the internal voltage reference. That means, the outer voltage loop measures the voltage error (V<sub>REF</sub>-V<sub>FB</sub>), and transforms it into the system current demand (I<sub>REF</sub>) for the inner current loop.

₹ 3 shows the simplified schematic of the control loop. The error amplifier and the type-2 compensation represent the voltage loop. The voltage output is converted into the reference current IREF and fed into the current comparator.

The scheme shows the skip-comparator handling the power-save mode (PFM) to achieve high efficiency at light loads. See *Power Save Mode Operation* for further details.




图 3. Control Loop Architecture Scheme

#### 8.3.2 Precise Device Enable: Threshold- or Delayed Enable

The enable-pin is a digital input to enable or disable the device by applying a high or low level. The device enters shutdown when EN is set low. In addition, this input features a precise threshold and can be used as a comparator that enables and disables the part at a defined threshold. This allows you to drive the state by a slowly changing voltage and enables the use of an external RC network to achieve a precise power-up delay. The enable pin can also be used with an external voltage divider to set a user-defined minimum supply voltage. For proper operation, the EN pin must be terminated and must not be left floating.




图 4. Circuit Example for How to Use the Precise Device Enable Feature



## Feature Description (接下页)

#### 8.3.3 Mode Selection (PFM/PWM)

The mode-pin is a digital input to enable the automatic PWM/PFM mode that features the highest efficiency by allowing pulse-frequency-modulation for lower output currents. This mode is enabled by applying a low level. The device can be forced in PWM operation regardless of the output current to achieve minimum output ripple by applying a high level. This pin must not be left floating.

### 8.3.4 Undervoltage Lockout (UVLO)

To avoid mis-operation of the device at low input voltages, an undervoltage lockout is included. It activates the device once the input voltage  $(V_I)$  has increased the  $UVLO_{rising}$  value. Once active, the device allows operation down to even smaller input voltages, which is determined by the  $UVLO_{falling}$ . This behavior requires  $V_O$  to be higher than the minimum value of 1.8 V.




图 5. Rising and Falling Undervoltage Lockout Behavior

#### 8.3.5 Soft-start

To minimize inrush current and output voltage overshoot during start-up, the device features a controlled soft start-up. After the device is enabled, the device starts all internal reference and control circuits within the enable delay time,  $T_{delay}$ . After that, the maximum switch current limit rises monotonically from 0 mA to the current limit. The loop stops switching once  $V_0$  is reached. This allows a quick output voltage raise for small capacitors at the output. The bigger the output capacitor, the longer it takes to settle  $V_0$ . A potential load during start is lengthening the ramp as well. The raise of the current limit allows the smallest inrush current for no-load conditions, as well as the possibility to start into high loads at start-up.

The converter can start-up into pre-biased loads by a forced operation in PFM during the soft-start until the first switching cycle request from the output voltage control loop.



## Feature Description (接下页)




图 6. Device Start-up Scheme

#### 8.3.6 Adjustable Output Voltage

The output voltage of the device is adjusted by applying an external resistive divider between  $V_O$ , the FB-pin, and GND. This allows you to program the output voltage in the recommended range. The divider must provide a low-side resistor of less than 100 k $\Omega$ . The high-side resistor is chosen accordingly.

#### 8.3.7 Overtemperature Protection - Thermal Shutdown

The device has a built-in temperature sensor which monitors the junction temperature. If the temperature exceeds the threshold, the device stops operating. As soon as the IC temperature has decreased below the programmed threshold, it starts operating again. There is a built-in hysteresis to avoid unstable operation at junction temperatures at the overtemperature threshold.

#### 8.3.8 Input Overvoltage - Reverse-Boost Protection (IVP)

The TPS63802 can operate in reverse mode where the device transfers energy from the output back to the input. If the source is not able to sink the revers current, the negative current builds up a charge to the input capacitance and  $V_{IN}$  rises. To protect the device and other components from that scenario, the device features an input voltage protection (IVP) for reverse boost operation. Once the input voltage is above the threshold, the converter forces PFM mode and the negative current operation is interrupted.

The PG signal goes low to indicate that behavior.

#### 8.3.9 Output Overvoltage Protection (OVP)

In case of a broken feedback-path connection, the device can loose  $V_{\rm O}$  information and is not able to regulate. To avoid an uncontrolled boosting of  $V_{\rm O}$ , the TPS63802 features output overvoltage protection. It measures the voltage on the VOUT pin and stops switching when  $V_{\rm O}$  is greater than the threshold to avoid harm to the converter and other components.



## Feature Description (接下页)

#### 8.3.10 Power-Good Indicator

The power good goes high-impedance once the output is above 95% of the nominal voltage, and is driven low once the output voltage falls below typically 90% of the nominal voltage. This feature also indicates overvoltage and device shutdown cases as shown in 表 1. The PG pin is an open-drain output and is specified to sink up to 1 mA. The power-good output requires a pullup resistor connecting to any voltage rail less than 5.5 V. The PG signal can be used to sequence multiple rails by connecting it to the EN pin of other converters. Leave the PG pin unconnected when not used.

		LOGIC SIGNALS	LS		DO LOCIO STATUS
EN	Vo	V <sub>I</sub>	OVP	IVP	PG LOGIC STATUS
Х	< 1.8 V	< UVLO_R	X	X	Undefined
LOW	X	> UVLO_F	X	Х	LOW
HIGH	$V_O < 0.9 \times \text{target-}V_O$	> 1.3V	X	X	LOW
HIGH	X	> UVLO_F	HIGH	Х	LOW
HIGH	X	> UVLO_F	X	HIGH	LOW
HIGH	$V_O > 0.95 \times target-V_O$	> UVLO_F	LOW	LOW	HIGH Z

表 1. Power-Good Indicator Truth Table

#### 8.4 Device Functional Modes

#### 8.4.1 Peak-Current Mode Architecture




图 7. Peak-Current Architecture Operation

#### 8.4.1.1 Reverse Current Operation, Negative Current

When the TPS63802 is forced to PWM operation (MODE = HIGH), the device current can flow in reverse direction. This happens by the negative current capability of the TPS63802. The error amplifier provides a peak-current target (voltage that is translated into an equivalent current, see  $\ 3$ ), even if the target has a negative value. The maximum average current is even more negative than the peak current.



## Device Functional Modes (接下页)




图 8. Peak-Current Operation, Reverse Current

#### 8.4.1.2 Boost Operation

When  $V_{\rm I}$  is smaller than  $V_{\rm O}$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in boost mode where the boost high-side and low-side switches are active. The buck high-side switch is always turned on and the buck low-side switch is always turned off. This lets the TPS63802 operate as a classical boost converter.




图 9. Peak-Current Boost Operation

#### 8.4.1.3 Buck-Boost Operation

When  $V_I$  is close to  $V_O$ , the TPS63802 operates in buck-boost mode where all switches are active and the device repeats 3-cycles:

- T<sub>ON</sub>: Boost-charge phase where boost low-side and buck high-side are closed and the inductor current is built
  up
- T<sub>OFF</sub>: Buck discharge phase where boost high-side and buck low-side are closed and the inductor is discharged
- T<sub>COM</sub>: V<sub>I</sub> connected to V<sub>O</sub> where all high-side switches are closed and the input is connected to the output



## Device Functional Modes (接下页)




图 10. Peak-Current Buck-Boost Operation

#### 8.4.1.4 Buck Operation

When  $V_I$  is greater than  $V_O$  (and the voltages are not close enough to trigger buck-boost operation), the TPS63802 operates in buck mode where the buck high-side and low-side switches are active. The boost high-side switch is always turned off. This lets the TPS63802 operate as a classical buck converter.




图 11. Peak-Current Buck Operation

#### 8.4.2 Power Save Mode Operation

Besides continuos conduction mode (PWM), the TPS63802 features power safe mode (PFM) operation to achieve high efficiency at light load currents. This is implemented by pausing the switching operation, depending on the load current.



## Device Functional Modes (接下页)




图 12. Power Safe Mode Operation Curves

#### 8.4.2.1 Current Limit Operation

To limit current and protect the device and application, the maximum peak inductor current is limited internally on the IC. It is measured at the buck high-side switch which turns into an input current detection. To provide a certain load current across all operation modes, the boost and buck-boost peak current limit is higher than in buck mode. It limits the input current and allows no further increase of the delivered current. When using the device in this mode, it behaves similar to a current source.

The current limit depends on the operation mode (buck, buck-boost, or boost mode).



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS63802 is a high efficiency, low quiescent current, non-inverting buck-boost converter, suitable for applications that need a regulated output voltage from an input supply that can be higher or lower than the output voltage.

## 9.2 Typical Application




Figure 13. 3.3 V<sub>OUT</sub> Typical Application

#### 9.2.1 Design Requirements

The design guideline provides a component selection to operate the device within the *Table 2*.

Table 2 shows the list of components for the application characteristic curves.

Table 2. Matrix of Output Capacitor and Inductor Combinations

NOMINAL	ı	NOMINAL OUTPUT CAPAC	ITOR VALUE [µF]	(2)	
INDUCTOR VALUE [µH] <sup>(1)</sup>	10	22	47	66	100
0.47	-	+ (3)	+	+	+

- (1) Inductor tolerance and current derating is anticipated. The effective inductance can vary by 20% and -30%.
- (2) Capacitance tolerance and DC bias voltage derating is anticipated. The effective capacitance can vary by 20% and -50%.
- (3) TPS63802 typical application. Other check marks indicate possible filter combinations.

#### 9.2.2 Detailed Design Procedure

The first step is the selection of the output filter components. To simplify this process, the *Absolute Maximum Ratings* outlines minimum and maximum values for inductance and capacitance. Take tolerance and derating into account when selecting nominal inductance and capacitance.

#### 9.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS63802 device with the WEBENCH® Power Designer.



- 1. Start by entering the input voltage (V<sub>IN</sub>), output voltage (V<sub>OUT</sub>), and output current (I<sub>OUT</sub>) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

#### 9.2.2.2 Inductor Selection

The inductor selection is affected by several parameters such as the following:

- Inductor ripple current
- Output voltage ripple
- · Transition point into power save mode
- Efficiency

See Table 3 for typical inductors.

For high efficiencies, the inductor must have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a high impact on efficiency. When using small chip inductors, the efficiency is reduced, mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. To avoid saturation of the inductor, the peak current for the inductor in steady-state operation is calculated using Equation 2. Only the equation which defines the switch current in boost mode is shown because this provides the highest value of current and represents the critical current value for selecting the right inductor.

Duty Cycle Boost 
$$D = \frac{V_{OUT} - V_{IN}}{V_{OUT}}$$

$$I_{PEAK} = \frac{Iout}{\eta \times (1 - D)} + \frac{Vin \times D}{2 \times f \times L}$$
(1)

where

- D = Duty Cycle in Boost mode
- f = Converter switching frequency
- L = Inductor value
- η = Estimated converter efficiency (use the number from the efficiency curves or 0.9 as an assumption)

NOTE

The calculation must be done for the minimum input voltage in boost mode.

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current of the inductor needed. It is recommended to choose an inductor with a saturation current 20% higher than the value calculated using Equation 2. Table 3 lists the possible inductors.

Table 3. List of Recommended Inductors (1)

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (LxWxH mm)
0.47	5.4	7.6	XFL4015-471ME	Coilcraft	4 x 4 x 2

(1) See Third-party Products Disclaimer.



#### Table 3. List of Recommended Inductors () (continued)

INDUCTOR VALUE [µH]	SATURATION CURRENT [A]	DCR [m $\Omega$ ]	PART NUMBER	MANUFACTURER	SIZE (LxWxH mm)	
0.47	5.5	26	DFE201612E	Toko	2.0 x 1.6 x 1.2	ı

#### 9.2.2.3 Output Capacitor Selection

For the output capacitor, it is recommended to use small ceramic capacitors placed as close as possible to the VOUT and PGND pins of the IC. The recommended nominal output capacitor value is a single 22  $\mu$ F for all programmed output voltages  $\leq$  3.6 V. Above that voltage, 1x 22  $\mu$ F capacitors are recommended.

It is important that the effective capacitance is given according to the recommended value in *Recommended Operating Conditions*. In general, consider DC bias effects resulting in less effective capacitance. The choice of the output capacitance is mainly a trade-off between size and transient behavior since higher capacitance reduces transient response overshoot and undershoot and increases transient response time. Table 4 lists possible output capacitors.

There is no upper limit for the output capacitance value.

	i ab.	o 41 Elot of Roccini	monaca capacitore		
CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)
22	6.3	10	GRM187R61A226ME15	Murata	0603 (1608)
22	10	40	GRM188R61A226ME15	Murata	0603 (1608)
22	10	10	GRM187R60J226ME15	Murata	0603 (1608)
47	6.3	43	GRM188R60J476ME15	Murata	0603 (1608)
47	6.3	43	GRM219R60J476ME44	Murata	0805 (2012)

Table 4. List of Recommended Capacitors (1)

#### 9.2.2.4 Input Capacitor Selection

A 10  $\mu F$  input capacitor is recommended to improve line transient behavior of the regulator and EMI behavior of the total power supply circuit. An X5R or X7R ceramic capacitor placed as close as possible to the VIN and PGND pins of the IC is recommended. This capacitance can be increased without limit. If the input supply is located more than a few inches from the TPS63802 converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47  $\mu F$  is a typical choice.

Table 5. List of Recommended Capacitors<sup>(1)</sup>

CAPACITOR [µF]	VOLTAGE RATING [V]	ESR [mΩ]	PART NUMBER	MANUFACTURER	SIZE (METRIC)
10	6.3	10	GRM188R60J106ME84	Murata	0603 (1608)
10	10	40	GRM188R61A106ME69	Murata	0603 (1608)
22	6.3	10	GRM188R60J226MEA0	Murata	0603 (1608)

<sup>(1)</sup> See Third-party Products Disclaimer.

#### 9.2.2.5 Setting The Output Voltage

The output voltage is set by an external resistor divider. The resistor divider must be connected between VOUT, FB, and GND. The feedback voltage is 500 mV nominal. The low-side resistor R2 (between FB and GND) must not exceed 100 k $\Omega$ . The high-side resistor (between FB and VOUT) R1 is calculated by Equation 3.

$$R1 = R2 \times \left( \frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where

• 
$$V_{FB} = 500 \text{ mV}$$
 (3)

<sup>(1)</sup> See Third-party Products Disclaimer.



# Table 6. Resistor Selection for Typ. Voltages

ν <sub>ο</sub> [ν]	R1 [kΩ]	R2 [kΩ]
2.5	365	91
3.3	511	91
3.6	562	91
5	806	91

# 9.2.3 Application Curves

Table 7. Components for Application Characteristic Curves (1)

REFERENCE	DESCRIPTION	PART NUMBER	MANUFACTURER	COMMENT
	TPS63802 2 A Buck-Boost Converter (2 mm x 3 mm QFN)	TPS63802RMW	Texas Instruments	
L1	0.47 $\mu$ H, 4 mm x 4 mm x 1.5 mm, 5.4 A, 7.6 m $\Omega$	XFL4015-471ME	Coilcraft	
C1	10 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J106ME84	Murata	
C2	1x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	V <sub>O</sub> ≤ 3.6 V
C2	2x 22 μF, 0603, Ceramic Capacitor, ±20%, 6.3 V	GRM188R60J226MEA0	Murata	V <sub>O</sub> > 3.6 V
R1	511 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.3 V
R1	562 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 3.6 V
R1	806 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	V <sub>O</sub> = 5 V
R2	91 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	
R3	100 kΩ, 0603 Resistor, 1%, 100 mW	Standard	Standard	


<sup>(1)</sup> See Third-party Products Disclaimer.




# **Table 8. Typical Characteristics Curves**

PARAMETER	CONDITIONS	FIGURE
Output Current Capability		
Typical Output Current Capability versus Input Voltage	V <sub>O</sub> = 3.3 V	Figure 14
Switching Frequency		
Typical Inductor Switching Frequency versus Input Voltage	I <sub>O</sub> = 0 A, MODE = High	Figure 15
Typical Inductor Burst Frequency versus Output Current	V <sub>O</sub> = 3.3 V	Figure 16
Efficiency		
Efficiency versus Output Current (PFM/PWM)	$V_1 = 2.5 \text{ V to } 4.2 \text{ V}, V_0 = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 17
Efficiency versus Output Current (PWM only)	$V_1$ = 2.5 V to 4.2 V, $V_0$ = 3.3 V, MODE = High	Figure 18
Efficiency versus Output Current (PFM/PWM)	$V_I = 1.8 \text{ V to 5 V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 19
Efficiency versus Output Current (PWM only)	$V_I = 1.8 \text{ V to 5 V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 20
Efficiency versus. Input Voltage (PFM/PWM)	$V_O = 3.3 \text{ V, MODE} = \text{Low}$	Figure 21
Efficiency versus Input Voltage (PWM only)	I <sub>O</sub> = 1 A, MODE = High	Figure 22
Regulation Accuracy		
Load Regulation, PWM Operation	$V_O = 3.3 \text{ V, MODE} = \text{High}$	Figure 23
Load Regulation, PFM/PWM Operation	$V_O = 3.3 \text{ V, MODE} = \text{Low}$	Figure 24
Line Regulation, PWM Operation	I <sub>O</sub> = 1 A, MODE = High	Figure 25
Line Regulation, PFM/PWM Operation	I <sub>O</sub> = 1 A, MODE = Low	Figure 26
Switching Waveforms		
Switching Waveforms, PFM Boost Operation	$V_I = 2.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 27
Switching Waveforms, PFM Buck-Boost Operation	$V_I = 3.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 28
Switching Waveforms, PFM Buck Operation	$V_I = 4.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{Low}$	Figure 29
Switching Waveforms, PWM Boost Operation	$V_I = 2.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 30
Switching Waveforms, PWM Buck-Boost Operation	$V_I = 3.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 31
Switching Waveforms, PWM Buck Operation	$V_I = 4.3 \text{ V}, V_O = 3.3 \text{ V}, \text{MODE} = \text{High}$	Figure 32
Transient Performance		
Load Transient, PFM/PWM Boost Operation	$V_{\rm I}$ = 2.5 V, $V_{\rm O}$ = 3.3 V, Load = 100 mA to 1A, MODE = Low	Figure 33
Load Transient, PFM/PWM Buck-Boost Operation	$V_I$ = 3.3 V, $V_O$ = 3.3 V, Load = 100 mA to 1A, MODE = Low	Figure 34
Load Transient, PFM/PWM Buck Operation	$V_I$ = 4.2 V, $V_O$ = 3.3V, Load = 100 mA to 1A, MODE = Low	Figure 35
Load Transient, PWM Boost Operation	$V_I$ = 2.5 V, $V_O$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 36
Load Transient, PWM Buck-Boost Operation	$V_I$ = 3.3 V, $V_O$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 37
Load Transient, PWM Buck Operation	$V_I$ = 4.2 V, $V_O$ = 3.3 V, Load = 100 mA to 1A, MODE = High	Figure 38
Line Transient, PWM Operation	$V_I$ = 2.3 V to 4.3 V, $V_O$ = 3.3 V, Load = 0.5 A , MODE = Low	Figure 39
Line Transient, PWM Operation	$\mbox{V}_{\mbox{\scriptsize I}}$ = 2.3 V to 4.3 V, $\mbox{V}_{\mbox{\scriptsize O}}$ = 3.3 V, Load = 1 A , MODE = Low	Figure 40
Line Transient, PWM Operation	$\mbox{V}_{\mbox{\scriptsize I}}=3$ V to 3.6 V, $\mbox{V}_{\mbox{\scriptsize O}}=3.3$ V, Load = 0.5 A , MODE = Low	Figure 41
Start-up		
Start-up Behavior from Rising Enable, PFM Operation	$V_I$ = 2.2 V, $V_O$ = 3.3 V, Load = 10 mA, MODE = Low	Figure 42
Start-up Behavior from Rising Enable, PWM Operation	$V_I = 2.2 \text{ V}, V_O = 3.3 \text{ V}, \text{Load} = 10 \text{ mA},$ MODE = High	Figure 43


























## 10 Power Supply Recommendations

The TPS63802 device family has no special requirements for its input power supply. The input power supply output current needs to be rated according to the supply voltage, output voltage, and output current of the TPS63802.

## 11 Layout

### 11.1 Layout Guidelines

The PCB layout is an important step to maintain the high performance of the TPS63802 device.

- 1. Place input and output capacitors as close as possible to the IC. Traces need to be kept short. Route wide and direct traces to the input and output capacitor results in low trace resistance and low parasitic inductance.
- 2. Separate AGND and PGND. Do not connect AGND and PGND directly at the IC. See 图 44 as an example.
- 3. Use a common-power GND, but connect AGND and PGND through a via at a different layer.
- 4. Use separate traces for the supply voltage of the power stage and the supply voltage of the analog stage.
- 5. The sense trace connected to FB is signal trace. Keep these traces away from L1 and L2 nodes.

#### 11.2 Layout Example




图 44. TPS63802 Layout



#### 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.1.2 使用 WEBENCH® 工具创建定制设计方案

单击此处,使用 TPS63802 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

- 1. 首先输入输入电压  $(V_{IN})$ 、输出电压  $(V_{OUT})$  和输出电流  $(I_{OUT})$  要求。
- 2. 使用优化器拨盘优化该设计的关键参数,如效率、尺寸和成本。
- 3. 将生成的设计与德州仪器 (TI) 的其他可行的解决方案进行比较。

WEBENCH 电源设计器可提供定制原理图以及罗列实时价格和组件供货情况的物料清单。

在多数情况下,可执行以下操作:

- 运行电气仿真,观察重要波形以及电路性能
- 运行热性能仿真,了解电路板热性能
- 将定制原理图和布局方案以常用 CAD 格式导出
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息,请访问 www.ti.com.cn/WEBENCH。

#### 12.1.3 开发支持

QFN/SON 封装常见问题解答

## 12.2 文档支持

相关文档如下:

- 德州仪器 (TI), 选择可在脉冲负载应用中实现最长电池寿命的直流/直流 转换器 应用报告
- 德州仪器 (TI), 《选择合适的直流/直流转换器以延长电池寿命》 应用报告
- 德州仪器 (TI), 《具有 TPS63802 的超级电容器备用电源》 应用报告
- 德州仪器 (TI), 《延长无线网络摄像头和视频门铃的电池寿命》 应用手册
- 德州仪器 (TI), 《使用精密阈值使能引脚防止电池过度放电》 应用手册
- 德州仪器 (TI), 《使用同相降压/升压转换器进行稳压》 应用报告
- 德州仪器 (TI), 《使用精密阈值使能引脚进行精密延迟启动》 应用手册
- 德州仪器 (TI), 《使用降压/升压转换器解决光模块中功率挑战》 应用手册
- 德州仪器 (TI), 《改进受控负载的负载瞬态响应》 应用报告
- 德州仪器 (TI), 《TPS63802EVM 用户指南》
- 德州仪器 (TI), 《HotRod QFN 封装 PCB 附件》 应用报告

#### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的*通知我*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 商标



## 12.5 商标 (接下页)

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

## 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



## PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS63802DLAR	ACTIVE	VSON-HR	DLA	10	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	63802	Samples
TPS63802DLAT	ACTIVE	VSON-HR	DLA	10	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	63802	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com 31-Oct-2019


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



## \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS63802DLAR	VSON- HR	DLA	10	3000	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1
TPS63802DLAT	VSON- HR	DLA	10	250	180.0	8.4	2.25	3.25	1.05	4.0	8.0	Q1


www.ti.com 31-Oct-2019



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS63802DLAR	VSON-HR	DLA	10	3000	182.0	182.0	20.0
TPS63802DLAT	VSON-HR	DLA	10	250	182.0	182.0	20.0

PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司