

## SPC570S40E1, SPC570S40E3, SPC570S50E1, SPC570S50E3

# 32-bit Power Architecture<sup>®</sup> microcontroller for automotive ASILD

### applications



### Features



- AEC-Q100 qualified
- High performance e200z0h dual core
  - 32-bit Power Architecture technology CPU
  - Core frequency as high as 80 MHz
  - Single issue 4-stage pipeline in-order execution core
  - Variable Length Encoding (VLE)
- Up to 544 KB (512 KB code + 32 KB data, suitable for EEPROM emulation) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- Up to 48 KB on-chip general-purpose SRAM
- Multi-channel direct memory access controller (eDMA paired in lockstep) with 16 channels
- Comprehensive new generation ASILD safety concept
  - Safety of bus masters (core+INTC, DMA) by delayed lockstep approach
  - Safety of storage (Flash, SRAM) by mainly ECC
  - Safety of the data path to storage and periphery by mainly End-to-End EDC (E2E EDC)
  - Clock and power, generation and distribution, supervised by dedicated monitors
  - Fault Collection and Control Unit (FCCU) for collection and reaction to failure notifications
  - Memory Error Management Unit (MEMU) for collection and reporting of error events in memories

- Datasheet production data
- Boot time MBIST and LBIST for latent faults
- Check of safety mechanisms availability and error reaction path functionality by dedicated mechanisms
- Safety of the periphery by application-level measures supported by replicated peripheral bridges and by LBIST
- Further measures on dedicated peripherals (e.g. ADC supervisor)
- Junction temperature sensor
- 8-region system memory protection unit (SMPU) with process ID support (tasks isolation)
- Enhanced SW watchdog
- Cyclic redundancy check (CRC) unit
- Dual phase-locked loops with stable clock domain for peripherals and FM modulation domain for computational shell
- Nexus Class 3 debug and trace interface
- Communication interfaces
  - 2 LINFlexD modules, 3 deserial serial peripheral interface (DSPI) modules, and Up to 2 FlexCAN interfaces with 32 message buffers each
- On-chip CAN/UART Bootstrap loader with Boot Assisted Flash (BAF). Physical Interface (PHY) can be
  - UART and CAN
- 2 enhanced 12-bit SAR analog converters
  - 1.5 µs conversion time (12 MHz)
  - 16 physical channels (fully shared between the 2 SARADC units)
  - Supervisor ADC concept
  - Programmable Cross Triggering Unit (CTU)
- Single 3.3 V or 5 V voltage supply
- 4 general purpose eTimer units (6 channels each)
- Junction temperature range -40 °C to 150 °C (165 °C grade optional)

#### January 2018

DocID024492 Rev 7

This is information on a product in full production.

### Contents

1	Intro	duction						
	1.1	Docume	ent overview					
	1.2	Descrip	tion					
	1.3	Feature	overview					
2	Bloc	k diagra	m					
3	Pack	age pind	outs and signal descriptions 14					
	3.1	Package	e pinouts					
	3.2	Pin des	criptions					
	3.3	Package	e pads/pins					
4	Elect	trical cha	aracteristics					
	4.1	Introduc	tion					
	4.2	Parame	ter classification					
	4.3	Absolute	e maximum ratings 23					
	4.4	Electror	nagnetic compatibility (EMC) 24					
	4.5	Electros	static discharge (ESD) 24					
	4.6	Operatir	Operating conditions					
	4.7	Therma	I characteristics					
		4.7.1	Package thermal characteristics					
		4.7.2	Power considerations					
	4.8	Current	consumption					
	4.9	I/O pad	electrical characteristics					
		4.9.1	I/O pad types					
		4.9.2	I/O input DC characteristics					
		4.9.3	I/O output DC characteristics					
	4.10	RESET	electrical characteristics					
	4.11	Power r	nanagement electrical characteristics					
		4.11.1	Voltage regulator electrical characteristics					
	4.12	PMU mo	onitor specifications					
		4.12.1	Nomenclature					



	4.12.2 Power up/down sequencing
4.13	Platform Flash controller electrical characteristics
4.14	Flash memory electrical characteristics
4.15	PLL0/PLL1 electrical characteristics
4.16	External oscillator (XOSC) electrical characteristics
4.17	Internal RC oscillator (16 MHz) electrical characteristics
4.18	ADC electrical characteristics 51
	4.18.1 Introduction
	4.18.2 ADC electrical characteristics
4.19	Temperature sensor
4.20	JTAG interface timings 55
4.21	DSPI CMOS master mode timing 57
	4.21.1 Classic timing
	4.21.2 Modified timing
Packa	age information
5.1	eTQFP64 package information 64
5.2	eTQFP100 package information 67
Order	ing information
Revis	ion history



5

6

7

### List of tables

Table 1.	SPC570Sx device feature
	summary (Family Superset Configuration)6
Table 2.	SPC570S40Ex, SPC570S50Ex device configuration differences
Table 3.	SPC570Sx series block summary11
Table 4.	eTQFP64 and eTQFP100 pinout16
Table 5.	Parameter classifications
Table 6.	Absolute maximum ratings
Table 7.	Radiated emissions testing specification,
Table 8.	ESD ratings,
Table 9.	Device operating conditions
Table 10.	Thermal characteristics for eTQFP64
Table 11.	Thermal characteristics for eTQFP10027
Table 12.	Current consumption
Table 13.	I/O pad specification descriptions
Table 14.	I/O input DC electrical characteristics
Table 15.	I/O pull-up/pull-down DC electrical characteristics
Table 16.	Weak configuration I/O output characteristics,
Table 17.	Medium configuration I/O output characteristics,
Table 18.	Strong configuration I/O output characteristics
Table 19.	Very Strong configuration I/O output characteristics
Table 20.	I/O output characteristics for pads 4, 9, 11, 55, 56
Table 21.	Reset electrical characteristics
Table 22.	Voltage regulator electrical characteristics
Table 23.	Trimmed (PVT) values
Table 24.	RWSC settings
Table 25.	Flash memory program and erase specifications
Table 26.	Flash memory Life Specification
Table 27.	PLL1 electrical characteristics
Table 28.	PLL0 electrical characteristics
Table 29.	External Oscillator electrical specifications
Table 30.	Selectable load capacitance
Table 31.	Internal RC oscillator electrical specifications
Table 32.	ADC input leakage current
Table 33.	ADC pin specification <sup>,</sup>
Table 34.	ADC conversion characteristics
Table 35.	Temperature sensor electrical characteristics
Table 36.	JTAG pin AC electrical characteristics
Table 37.	DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0 57
Table 38.	DSPI CMOS master modified timing (full duplex and output only) – MTFE = 160
Table 39.	eTQFP64 package mechanical data
Table 40.	eTQFP100 package mechanical data
Table 41.	Document revision history



# List of figures

Figure 1.	Block diagram	10
Figure 2.	eTQFP 64-pin configuration	14
Figure 3.	eTQFP 100-pin configuration	15
Figure 4.	I/O input DC electrical characteristics definition	31
Figure 5.	Start-up reset requirements	38
Figure 6.	Noise filtering on reset signal	39
Figure 7.	Recommended parasitics on board	
Figure 8.	Crystal/Resonator Connections	
Figure 9.	Test circuit	49
Figure 10.	ADC characteristic and error definitions	51
Figure 11.	Input equivalent circuit (12- bit SAR)	52
Figure 12.	JTAG test clock input timing	
Figure 13.	JTAG test access port timing	
Figure 14.	JTAG boundary scan timing	57
Figure 15.	DSPI CMOS master mode – classic timing, CPHA = 0	59
Figure 16.	DSPI CMOS master mode – classic timing, CPHA = 1	59
Figure 17.	DSPI PCS strobe (PCSS) timing (master mode)	60
Figure 18.	DSPI CMOS master mode – modified timing, CPHA = 0	61
Figure 19.	DSPI CMOS master mode – modified timing, CPHA = 1	62
Figure 20.	DSPI PCS strobe (PCSS) timing (master mode)	62
Figure 21.	eTQFP64 package outline	64
Figure 22.	eTQFP100 package outline	
Figure 23.	Ordering information scheme	



### 1 Introduction

### 1.1 Document overview

This document describes the features of the family and options available within the family members, and highlights important electrical and physical characteristics of the device. To ensure a complete understanding of the device functionality, refer also to the device reference manual and errata sheet.

### 1.2 Description

The SPC570Sx is a family of next generation microcontrollers built on the Power Architecture embedded category.

The SPC570Sx family of 32-bit microcontrollers is the latest achievement in integrated automotive application controllers. It belongs to an expanding family of automotive-focused products designed to address the next wave of Chassis and Safety electronics applications within the vehicle. The advanced and cost-efficient host processor core of this automotive controller family complies with the Power Architecture embedded category and only implements the VLE (variable-length encoding) APU, providing improved code density. It operates at speeds of up to 80 MHz and offers high performance processing optimized for low power consumption. It capitalizes on the available development infrastructure of current Power Architecture devices and is supported with software drivers, operating systems and configuration code to assist with users implementations.

	Description		
Process	Process		
	Core	e200z0h	
	Number of main cores	1	
Main processor	Number of checker cores	1	
	VLE	Yes	
	Main processor frequency	80 MHz <sup>(1)</sup>	
Interrupt controllers (inclu-	ding interrupt controller checker)	1	
Software watchdog timer	1		
System timers	1 AUTOSAR <sup>®</sup> STM 1 PIT with four 32-bit channels		
DMA (including DMA chee	1		
DMA channels	16		
SMPU	Yes (8 regions) <sup>(2)</sup>		
System SRAM	Up to 48 KB		
Code flash memory	Up to 512 KB		

# Table 1. SPC570Sx device feature summary (Family Superset Configuration)



Fea	Description			
Data flash memory (suitable for	32 KB			
UTEST flash memory	8 KB			
Boot assist flash (BAF)		8 KB		
CRC		1		
LINFlexD		Up to 2		
FlexCAN		Up to 2		
DSPI		3		
eTimer		4 x 6 channels		
ADC (SAR)		2 <sup>(3)</sup>		
CTU (Cross Triggering Unit)		1		
Temperature sensor	1			
Self-test control unit (memory ar	1			
FCCU	1			
MEMU	1			
PLL		Dual PLL with FM		
Nexus		3 <sup>(4)</sup>		
Sequence processing unit (SPU	)	1		
External power supplies	5 V <sup>(5)</sup> 3.3 V <sup>(5)</sup>			
lunation to manage to ma	–40 to 150 °C			
Junction temperature		165 °C grade optional <sup>(6)</sup>		
Deskerner	Device SPC570SxxE3	eTQFP100		
Packages	Device SPC570SxxE1	eTQFP64		

Table 1. SPC570Sx device feature summary (Family Superset Configuration) (continued)

1. Includes user programmable CPU core and one safety core. The two e200z0h processors in the lockstep pair run at 80 MHz. The e200z0h is compatible with the Power Architecture embedded specification.

- 2. SMPU with process ID support extension
- 3. One ADC can be used as supervisor ADC
- 4. Including trace for the crossbar masters (data & instruction trace on core and data trace on eDMA). 4 MDO pin Nexus trace port.
- 5. All I/Os can be supplied at 3.3 V or 5 V (mutually exclusive)
- Refer to technical note "SPC570S family High Temperature "D" Grade (DocID031416 TN1262)" for associated specification limitation.



	SPC570S40 (full option configuration)	SPC570S50 (full option configuration)				
Flash	256 KB <sup>(1)</sup>	512 KB				
RAM	32 KB <sup>(2)</sup>	48 KB				
CAN	1 <sup>(3)</sup>	2				
Others	aligned to the SPC570Sx device feature summary (Family Superset Configuration) described in Table 1					

#### Table 2. SPC570S40Ex, SPC570S50Ex device configuration differences

 Flash blocks excluded on SPC570S40: 128K Block 0 [0x0100\_0000 ... 0x0101\_FFFF] 128K Block 1 [0x0102\_0000 ... 0x0103\_FFFF]

2. SRAM area excluded on SPC570S40 [0x4000\_8000...0x4000\_BFFF]

3. FlexCAN1 excluded on SPC570S40



### **1.3** Feature overview

On-chip modules within the SPC570Sx include the following features:

- 2 main CPUs, single-issue, 32-bit CPU core complexes (e200z0h), running in lockstep
  - Power Architecture embedded specification compliance
  - Instruction set enhancement allowing variable length encoding (VLE), encoding a mix of 16-bit and 32-bit instructions, for code size footprint reduction
- Up to 544 KB (512 KB code + 32 KB data, suitable for EEPROM emulation) on-chip flash memory: supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- Up to 48 KB on-chip general-purpose SRAM
- Multi-channel direct memory access controller (eDMA paired in lockstep)
   16 channels per eDMA
- Interrupt controller (INTC) with dedicated interrupt source channels, including software interrupts and 32 priority levels
- Dual phase-locked loops with stable clock domain for peripherals and frequency modulation domain for computational shell
- Crossbar switch architecture for concurrent access to peripherals, flash memory, or SRAM from multiple bus masters with end-to-end ECC
- System integration unit lite (SIUL2)
- Boot Assist Flash (BAF) supports factory programming using serial bootload through 'UART Serial Boot Mode Protocol'. Physical Interface (PHY) can be
  - UART / LIN
  - CAN
- Enhanced analog-to-digital converter system
  - 2 separate 12-bit SAR analog converters
  - 1.5 µs conversion time (at 12 MHz)
  - 16 physical channels
- Temperature sensor
  - Range –40 to +150 °C
  - Sensitivity approximately 5.14 mV/°C
- STCU2
  - Support for Logic BIST and Memory BIST at power on
  - ASIL D
- 3 deserial serial peripheral interface (DSPI) modules
- 2 LIN and UART communication interface (LINFlexD) modules
  - LINFlexD\_0 (master/slave)
  - LINFlexD\_1 (master)
- Up to 2 FlexCAN modules
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with partial support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- On-chip voltage regulator controller manages the supply voltage down to 1.2 V for core logic



### 2 Block diagram

Figure 1 shows the top-level block diagram.



Figure 1. Block diagram

DocID024492 Rev 7



*Table 3* summarizes the functions of all blocks present in the SPC570Sx series of microcontrollers. Please note that the presence and number of blocks vary by device and package.

Block	Function				
e200z0 CPU	Allows single clock instruction execution				
Analog-to-digital converter (ADC)	Multi-channel, 12-bit analog-to-digital converter				
Cross triggering unit (CTU)	Enables synchronization of ADC conversions with a timer event from the eMIOS or from the PIT				
Deserial serial peripheral interface (DSPI)	Provides a synchronous serial interface for communication with external devices				
Enhanced Direct Memory Access (eDMA)	Performs complex data transfers with minimal intervention from a host processor via 16 programmable channels.				
DMACHMUX	Allows to route a defined number of DMA peripheral sources to the DMA channels				
Flash memory	Provides non-volatile storage for program code, constants and variables				
FlexCAN (controller area network)	Supports the standard CAN communications protocol				
PLL0	Output independent of core clock frequency				
Frequency-modulated phase- locked loop (PLL1)	Generates high-speed system clocks and supports programmable frequency modulation				
Interrupt controller (INTC)	Provides priority-based preemptive scheduling of interrupt requests				
AIPS	System bus to peripheral bus interface				
RAM controller	Acts as an interface between the system bus and the integrated system RAM				
System RAM	Supports read/write accesses mapped to the SRAM memory from any master				
Flash memory controller	Acts as an interface between the system bus and the Flash memory module				
Flash memory	Up to 512 KB of programmable, non-volatile Flash memory for code and 32 KI for data				
IRCOSC	Controls the internal 16 MHz RC oscillator system				
XOSC	Controls the on-chip oscillator (XOSC) and provides the register interface for the programmable features				
JTAG Master	Provides software the option to write data for driving JTAG				
JTAG Data Communication Module	Provides the capability to move register data between the IPS and JTAG domains				
PASS	Programs a set of Flash memory access protections, based on user programmable passwords				
Sequence Processing Unit	Provides an on-device trigger functions similar to those found on a logic analyzer				
LINFlex controller	Manages a high number of LIN (Local Interconnect Network protocol) messages efficiently with a minimum of CPU load				

Table 3.	SPC570Sx	series block	summary
----------	----------	--------------	---------



Block	Function				
Clock generation module (MC_CGM)	Provides logic and control required for the generation of system and peripheral clocks				
Mode entry module (MC_ME)	Provides a mechanism for controlling the device operational mode and mode transition sequences in all functional states; also manages the power control unit, reset generation module and clock generation module, and holds the configuration, control and status registers accessible for applications				
MC_PMC	Contains registers that enable/disable the various voltage monitors				
Reset generation module (MC_RGM)	Centralizes reset sources and manages the device reset sequence of the device				
Memory protection unit (MPU)	Provides hardware access control for all memory references generated in a device				
eTimer	Has six 16-bit general purpose counter, where each counter can be used as input capture or output compare function				
FCCU	Collects fault event notification from the rest of the system and translates them into internal and/or external system reactions				
RCCU	Compares input signals and issues an alarm in the case of a mismatch				
MEMU	Collects and reports error events associated with ECC (Error Correction Code) logic used on SRAM, DMA RAM and Flash memory				
XBIC	Verifies the integrity of the attribute information for crossbar transfers and signals the Fault Collection and Control Unit (FCCU) when an error is detected				
STCU2	Handles the BIST procedure				
CRC	Controls the computation of CRC, off-loading this work from the CPU				
RegProt	Protects several registers against accidental writing, locking their value till the next reset phase				
Temperature sensor	Monitors the device temperature				
Debug Control Interface	Provides debug features for the MCU				
Nexus Port Controller	Monitor a variety of signals including addresses, data, control signals, status signals, etc.				
Nexus Multimaster Trace Client	Monitors the system bus and provides real-time trace information to debug or development tools				
Periodic interrupt timer (PIT)	Produces periodic interrupts and triggers				
System integration unit (SIUL)	Provides control over all the electrical pad controls and up 32 ports with 16 bits of bidirectional, general-purpose input and output signals and supports up to 32 external interrupts with trigger event configuration				
System status configuration module (SSCM)	Provides system configuration and status data (such as memory size and status, device mode and security status), device identification data, debug status port enable and selection, and bus and peripheral abort enable/disable				
System timer module (STM)	Provides a set of output compare events to support AUTOSAR and operating system tasks				
System watchdog timer (SWT)	Provides protection from runaway code				

### Table 3. SPC570Sx series block summary (continued)



Block	Function			
Wakeup unit (WKPU)	The wakeup unit supports up to 18 external sources that can generate interrupts or wakeup events, of which 1 can cause non-maskable interrupt requests or wakeup events.			
Crossbar (XBAR) switch	Supports simultaneous connections between two master ports and three slave ports. The crossbar supports a 32-bit address bus width and a 64-bit data bus width.			

### Table 3. SPC570Sx series block summary (continued)



### 3 Package pinouts and signal descriptions

### 3.1 Package pinouts

The available eTQFP pinouts are provided in the following figures. For pin signal descriptions, please refer to the device reference manual.





a. All eTQFP64 information is indicative and must be confirmed during silicon validation.







### 3.2 Pin descriptions

The following sections provide signal descriptions and related information about the functionality and configuration of the SPC570Sx devices.

For information on the signal descriptions and related information about the functionality and configuration of the SPC570Sx devices, refer to the "Signal description" chapter in the devices' reference manual.

### 3.3 Package pads/pins

*Table 4* shows the eTQFP64 and eTQFP100 pinouts. The default reset state for all the pins associated with a programmable alternate function is GPIO.

Note: Nexus pins can be enabled via JTAG during the reset phase

		Pin	No.		Alternate functions			
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
_	FCCU_F0	1	1	Ю		FCCU	_F0 <sup>(1)</sup>	
PA[0]	PAD[0]	2	2	IO	DSPI 0 - CS 0	Ext. INT 0	DSPI 1 - CS 1	Timer 0 - ch. 0
PA[1]	PAD[1]	_	3	IO	DSPI 1 - CS 1	Timer 0 - ch. 0	Nexus EVTI	Timer 1 - ch. 0
PA[2]	PAD[2]	_	4	IO	DSPI 2 - CS 1	DSPI 0 - CS 4	Nexus EVTO	Timer 1 - ch. 1
PA[3]	PAD[3]	3	5	IO	DSPI 0 - CLK	Ext. INT 1	Timer 0 - ch. 0	DSPI 1 - CLK
PA[4]	PAD[4]	4	6	IO	DSPI 0 - Serial Data	NMI	Timer 0 - ch. 1	DSPI 1 - Serial Data
PA[5]	PAD[5]	_	7	IO	LINFlex 1 - TX	Timer 0 - ch. 1	Nexus MCK 0	Timer 1 - ch. 2
PA[6]	PAD[6]	_	8	IO	LINFlex 1 - RX	Timer 0 - ch. 2	Nexus MDO 0	Timer 1 - ch. 3
PA[7]	PAD[7]	5	9	IO	DSPI 0 - Serial Data	—	Timer 0 - ch. 2	DSPI 1 - Serial Data
PA[8]	PAD[8]	6	10	IO	DSPI 0 - CS 1	DSPI 2 - CS 0	LINFlex 1 - TX	Timer 0 - ch. 1
PA[9]	PAD[9]	7	11	IO	DSPI 0 - CS 2	DSPI 0 - CS 7	LINFlex 1 - RX	Timer 0 - ch. 2
PA[10]	PAD[10]	_	12	IO	_	DSPI 1 - CS 1	Nexus MDO 1	Ext. INT 3

Table 4. eTQFP64 and eTQFP100 pinout
--------------------------------------



		Pin	No.			Alternate	functions	
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
PA[11]	PAD[11]	8	13	IO	DSPI 0 - CS 3	DSPI 0 - CS 5	Timer 0 - ch. 3	Ext. INT 4
PA[12]	PAD[12]	9	14	Ю	LINFlex 0 - RX	FlexCAN 1 - RX	LINFlex 1 - RX	Timer 0 - ch. 3
PA[13]	PAD[13]	10	15	IO	LINFlex 0 - TX	FlexCAN 1 - TX	LINFlex 1 - TX	Timer 0 - ch. 4
PA[14]	PAD[14]	11	16	Ю	Timer 0 - ch. 4	DSPI 1 - CS 1	Ext. INT 3	Timer 0 - ch. 5
PA[15]	PAD[15]	_	17	Ю	FlexCAN 1 - RX	Timer 1 - ch. 0	Nexus MDO 2	Timer 1 - ch. 4
PB[0]	PAD[16]	_	18	IO	FlexCAN 1 - TX	Timer 1 - ch. 1	Nexus MDO 3	Timer 1 - ch. 5
_	VDD_LV	12	19	PW	_			
—	VDD_HV_IO	13	20	PWB20	_			
PB[1]	PAD[17]	_	21	IO	Timer 1 - DSPI 0 - ch. 5 CS 6		Nexus MSEO 0	DSPI 1 - CS 0
PB[2]	PAD[18]	_	22	IN/ANA	Timer 0 - ch. 4 ADC ch. 15		Ext. INT 3	FlexCAN 0 - RX
PB[3]	PAD[19]	14	23	IN/ANA	Timer 0 - ch. 0	ADC ch. 9	Timer 1 - ch. 0	DSPI 0 - Serial Data
PB[4]	PAD[20]	15	24	IN/ANA	Timer 0 - ch. 1	ADC ch. 8	Timer 1 - ch. 1	DSPI 1 - Serial Data
PB[5]	PAD[21]	16	25	IN/ANA	Timer 0 - ch. 2	ADC ch. 7	Timer 1 - ch. 2	DSPI 2 - Serial Data
PB[6]	PAD[22]	17	26	IN/ANA	Timer 0 - ch. 3	ADC ch. 6	Timer 1 - ch. 3	_
PB[7]	PAD[23]	18	27	IN/ANA	Ext. INT 0	ADC ch. 5	Timer 0 - ch. 4	Timer 1 - ch. 4
PB[8]	PAD[24]	_	28	IN/ANA	Timer 0 - ADC ch 14 Ext INT 4 FlexC		FlexCAN 1 - RX	
—	VREFH_ADC	19	29	REF			-	
PB[9]	PAD[25]	—	30	IN/ANA	Timer 2 - ch. 3	ADC ch. 13	Ext. INT 5	LINFlex 0 - RX
PB[10]	PAD[26]	20	31	IN/ANA	Ext. INT 1	ADC ch. 4	Timer 0 - ch. 5	Timer 1 - ch. 5
PB[11]	PAD[27]	21	32	IN/ANA	Ext. INT 2	ADC ch. 3	Timer 1 - ch. 4	Timer 0 - ch. 4

Table 4. eTQFP64 and eTQFP100 pinout (continued)



		Pin	No.			Alternate	functions	
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
PB[12]	PAD[28]	_	33	IN/ANA	Timer 2 - ch. 4	ADC ch. 12	Timer 1 - ch. 5	LINFlex 1 - RX
PB[13]	PAD[29]	_	34	IN/ANA	Timer 2 - ch. 5	ADC ch. 11	Timer 3 - ch. 0	NMI
PB[14]	PAD[30]	22	35	IN/ANA	Timer 2 - ch. 0	ADC ch. 2	Timer 3 - ch. 1	Timer 2 - ch. 1
PB[15]	PAD[31]	23	36	IN/ANA	Timer 2 - ch. 1	ADC ch. 1	Timer 3 - ch. 2	Timer 2 - ch. 2
PC[0]	PAD[32]	_	37	IN/ANA	Timer 1 - ch. 0	ADC ch. 10	Timer 3 - ch. 3	Ext. INT 0
PC[1]	PAD[33]	24	38	IN/ANA	Timer 2 - ch. 2	ADC ch. 0	Timer 3 - ch. 4	Timer 2 - ch. 4
—	VDD_HV_ADC_TSENS	25	39	PW		<u></u>		
PC[2]	PAD[34]	26	40	Ю	Timer 0 - ch. 5	DSPI 2 - CS 1	FlexCAN 1 - RX	FlexCAN 0 - RX
PC[3]	PAD[35]	27	41	Ю	Timer 1 - ch. 0	DSPI 2 - CS 2	FlexCAN 1 - TX	FlexCAN 0 - TX
PC[4]	PAD[36]	28	42	IO	Timer 1 - ch. 1	DSPI 1 - CS 0	Ext. INT 1	FlexCAN 1 - RX
PC[5]	PAD[37]	_	43	Ю	DSPI 1 - CS 0	Timer 1 - ch. 2	Nexus RDY	FlexCAN 1 - TX
PC[6]	PAD[38]	_	44	Ю	DSPI 1 - Serial Data	Timer 1 - ch. 3	DSPI 2 - CS 4	DSPI 0 - Serial Data
PC[7]	PAD[39]	29	45	Ю	Timer 1 - ch. 2	DSPI 1 - Serial Data	DSPI 2 - CS 5	DSPI 0 - CS 0
PC[8]	PAD[40]	30	46	Ю	Timer 1 - ch. 3	DSPI 1 - Serial Data	DSPI 2 - CS 6	DSPI 0 - CS 1
PC[9]	PAD[41]	_	47	Ю	DSPI 1 - Serial Data	Timer 1 - ch. 4	DSPI 2 - CS 7	DSPI 0 - Serial Data
PC[10]	PAD[42]	_	48	Ю	DSPI 1 - CLK	Timer 1 - ch. 5	—	DSPI 0 - CLK
PC[11]	PAD[43]	31	49	Ю	Timer 1 - DSPI 1 - ch. 4 CLK		_	DSPI 0 - CS 2
—	FCCU_F1	32	50	Ю		FCCl	J_F1	
_	VDD_HV_IO	33	51	PWB51			_	
—	VDD_LV	34	52	PW		_	_	
—	EXTAL	35	53	ANA	_			

Table 4. eTQFP64 a	nd eTQFP100 pinout (continued)



		1	No.			Alternate		
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
—	XTAL	36	54	ANA		_	_	
—	VDD_HV_OSC_PMC	37	55	PW		_	_	
PC[12]	PAD[44]	_	56	IO	Timer 0 - ch. 0	DSPI 1 - CS 3		LINFlex 0 - RX
PC[13]	PAD[45]	_	57	Ю	Timer 0 - ch. 1	DSPI 1 - CS 4	_	LINFlex 0 - TX
PC[14]	PAD[46]	—	58	Ю	Timer 0 - ch. 2	DSPI 1 - CS 5	_	DSPI 0 - CS 3
_	TDI	38	59	IO			-	
—	TMS	39	60	Ю			-	
—	TDO	40	61	Ю			-	
PC[15]	PAD[47]	41	62	Ю	NMI	DSPI 1 - CS 2	Ext. INT 4	Timer 2 - ch. 0
—	ТСК	42	63	IO	_			
	TESTMODE	43	64	Ю	—			
PD[0]	PAD[48]	_	65	Ю	DSPI 1 - CS 6	Ext. INT 0	_	Timer 2 - ch. 1
—	PORST	44	66	Ю			-	
PD[1]	PAD[49]	_	67	Ю	Timer 0 - ch. 3	DSPI 1 - CS 7	_	DSPI 0 - CS 4
	VDD_LV	45	68	PW			-	
PD[2]	PAD[50]	—	69	Ю	Timer 2 - ch. 0	DSPI 2 - CS 1	DSPI 1 - CS 6	Timer 3 - ch. 0
PD[3]	PAD[51]	_	70	Ю	Timer 2 - ch. 1	DSPI 2 - CS 2	DSPI 1 - CS 4	Timer 3 - ch. 1
PD[4]	PAD[52]	_	71	Ю	Timer 2 - ch. 2	DSPI 2 - CS 3	DSPI 1 - CS 7	Timer 3 - ch. 2
—	VDD_HV_IO	46		PWB51				
PD[5]	PAD[53]	_	72	Ю	DSPI 2 - CS 0	Timer 2 - ch. 1	DSPI 1 - CS 6	Timer 3 - ch. 3
PD[6]	PAD[54]	_	73	Ю	DSPI 2 - Serial Data	Timer 2 - ch. 2	DSPI 1 - CS 5	DSPI 0 - CS 5
PD[7]	PAD[55]	47	74	Ю	Timer 3 - ch. 0	CTU trg_inp	DSPI 1 - CS 2	LINFlex 1 - RX
PD[8]	PAD[56]	48	75	IO	Timer 3 - ch. 1	CTU trg_outp	DSPI 1 - CS 6	LINFlex 1 - TX

Table 4. eTQFP64 and eTQFP100 pinout (continued)



		Pin	No.			Alternate	functions	
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
PD[9]	PAD[57]	49	76	IO	FlexCAN 0 - RX	DSPI 2 - CS 1	FlexCAN 1 - RX	Timer 2 - ch. 2
PD[10]	PAD[58]	50	77	Ю	FlexCAN 0 - TX		FlexCAN 1 - TX	Timer 2 - ch. 3
PD[11]	PAD[59]	51	78	IO	Timer 3 - ch. 2	DSPI 2 - CLK	DSPI 1 - CS 7	_
PD[12]	PAD[60]	—	79	IO	DSPI 2 - Serial Data	Timer 2 - ch. 3	DSPI 2 - CS 2	_
PD[13]	PAD[61]	_	80	Ю	DSPI 2 - CLK	Timer 2 - ch. 4	DSPI 2 - CS 3	_
PD[14]	PAD[62]	52	81	Ю	Timer 2 - ch. 3	DSPI 2 - Serial Data	Timer 3 - ch. 3	_
PD[15]	PAD[63]	53	82	IO	Timer 2 - ch. 4	DSPI 2 - Serial Data	Timer 3 - ch. 4	_
PE[0]	PAD[64]	_	83	Ю	Timer 3 - ch. 3	Ext. INT 2	_	Timer 2 - ch. 4
PE[1]	PAD[65]	_	84	IO	Timer 3 - ch. 4		_	Timer 2 - ch. 5
—	VDD_HV_IO	54	85	PWB85			_	
PE[2]	PAD[66]	55	86	IO	Timer 2 - ch. 5	DSPI 2 - CS 0	DSPI 0 - CS 3	_
PE[3]	PAD[67]	56	87	IO	Nexus MSEO <sup>(2)</sup>	_	DSPI 0 - CS 4	DSPI 2 - CLK
PE[4]	PAD[68]	_	88	IO	Timer 3 - ch. 5	DSPI 2 - CS 2	Timer 2 - ch. 4	—
PE[5]	PAD[69]	57	89	IO	Nexus MDO 3 <sup>(2)</sup>	_	CLOCKOUT	DSPI 2 - Serial Data
PE[6]	PAD[70]	58	90	IO	Nexus MDO 2 <sup>(2)</sup>	_	DSPI 0 - CS 6	DSPI 2 - Serial Data
PE[7]	PAD[71]	59	91	IO	Nexus MDO 1 <sup>(2)</sup>	_	DSPI 0 - CS 7	Timer 3 - ch. 4
PE[8]	PAD[72]	60	92	IO	Nexus MDO 0 <sup>(2)</sup>	DSPI 0 - CS 0	Ext. INT 3	Timer 3 - ch. 5
PE[9]	PAD[73]	_	93	IO		Timer 3 - ch. 2	Ext. INT 4	DSPI 2 - CS 1
PE[10]	PAD[74]	_	94	IO	_	Timer 3 - ch. 3	DSPI 0 - CS 5	DSPI 2 - CS 2
—	VDD_HV_IO	61	95	PW		_	_	

Table 4. eTQFP64 and eTQFP100 pinout (continued)



		Pin	No.		Alternate functions			
Port pin	Pad	eTQFP64	eTQFP100	Туре	AF1	AF2	AF3	AF4
PE[11]	PAD[75]	62	96	Ю	Nexus MCK0 <sup>(2)</sup>	DSPI 0 - CLK	DSPI 0 - CS 1	DSPI 1 - CS 3
PE[12]	PAD[76]	_	97	IO	_	Timer 3 - ch. 4	DSPI 2 - CS 0	DSPI 1 - CS 2
PE[13]	PAD[77]	_	98	IO	_	Timer 3 - ch. 5	DSPI 2 - CS 1	DSPI 1 - CS 1
PE[14]	PAD[78]	63	99	IO	Nexus EVTO <sup>(2)</sup>	DSPI 0 - Serial Data	DSPI 0 - CS 2	DSPI 2 - CS 3
PE[15]	PAD[79]	64	100	Ю	Nexus EVTI <sup>(2)</sup>	DSPI 0 - Serial Data	DSPI 1 - CS 3	—

### Table 4. eTQFP64 and eTQFP100 pinout (continued)

1. Cannot be changed

2. Can be enabled via JTAG during the reset phase



### 4 Electrical characteristics

### 4.1 Introduction

This section contains electrical characteristics of the device as well as temperature and power considerations.

This product contains devices to protect the inputs against damage due to high static voltages. However, it is advisable to take precautions to avoid applying any voltage higher than the specified maximum rated voltages.

To enhance reliability, unused inputs can be driven to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}$ ). This could be done by the internal pull-up and pull-down, which is provided by the product for most general purpose pins.

The parameters listed in the following tables represent the characteristics of the device and its demands on the system.

In the tables where the device logic provides signals with their respective timing characteristics, the symbol "CC" for Controller Characteristics is included in the Symbol column.

In the tables where the external system must provide signals with their respective timing characteristics to the device, the symbol "SR" for System Requirement is included in the Symbol column.

### 4.2 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the classifications listed in *Table 5* are used and the parameters are tagged accordingly in the tables where appropriate.

Classification tag	Tag description
Р	Those parameters are guaranteed during production testing on each individual device.
С	Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations.
т	Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category.
D	Those parameters are derived mainly from simulations.

Table 5. Parameter	classifications
--------------------	-----------------

Note: The classification is shown in the column labeled "C" in the parameter tables where appropriate.



### 4.3 Absolute maximum ratings

			maximum ratings <sup>(1)</sup>		Value		
Symbol		Parameter	Conditions		Value	Unit	
2	-			Min	Max		
Cycle	Т	Lifetime power cycles	—	_	1000k		
V <sub>SS</sub>	С	Ground voltage	—		—	_	
V <sub>DD_LV</sub>	С	1.2 V core supply voltage	—	-0.3	1.5	V	
V <sub>DD_HV_IO</sub>	С	I/O supply voltage <sup>(2)</sup>	—	-0.3	6.0	V	
V <sub>DD_HV_OSC_PMC</sub>	с	Power management unit and OSC power supply	_	-0.3	6.0	V	
V <sub>DD_HV_ADC_TSENS</sub>	С	ADC & TSENS power supply	—	-0.3	6.0	V	
V <sub>REFH_ADC</sub>	С	ADC reference supply	—	0	V <sub>DD_HV_ADC_TSENS</sub>	V	
			—	-0.3	6.0		
V <sub>IN</sub>	С	I/O input voltage range <sup>(3)</sup>	Relative to V <sub>SS</sub>	-0.3	—	V	
			Relative to V <sub>DD_HV_IO</sub>	_	0.3		
I <sub>INJD</sub>	т	Maximum DC injection current for digital pad during overload condition	ligital pad during digital pips		3	mA	
I <sub>INJA</sub>	т	Maximum DC injection current for analog pad during overload condition	log pad during		3	mA	
			Medium	-7	8		
I <sub>MAXD</sub>	D SR Maximum output DC current		Strong	-10	10	mA	
			Very strong	-11	11		
IMAXSEG	SR	Maximum current per power segment <sup>(4)</sup>	_	-90	90	mA	
T <sub>STG</sub>	SR	Storage temperature range and non-operating times	_	-55	175	°C	
STORAGE	SR	Maximum storage time, assembled part programmed in ECU	No supply; storage temperature in range -40 °C to 85 °C		20	years	
T <sub>SDR</sub>	SR	Maximum solder temperature <sup>(5)</sup> Pb-free package	_	_	260	°C	
MSL	SR	Moisture sensitivity level <sup>(6)</sup>	_	_	3	—	
X-rays dose	т	Maximum cumulated dose allowable	Range for x-rays source during inspection: 80÷130 KV; 20÷50 µA	_	1	Grey	

#### Table 6. Absolute maximum ratings <sup>(1)</sup>



- 1. Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Exposure to absolute maximum rating conditions for extended periods may affect device reliability or cause permanent damage to the device. During overload conditions  $(V_{IN} > V_{DD_HV_IO} \text{ or } V_{IN} < V_{SS})$ , the voltage on pins with respect to ground  $(V_{SS})$  must not exceed the recommended values.
- 2. Allowed 5.5–6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J = 150$  °C remaining time at or below 5.5 V.
- 3. The maximum input voltage on an I/O pin tracks with the associated I/O supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
- 4. A V<sub>DD HV IO</sub> power segment is defined as one or more GPIO pins located between two V<sub>DD HV IO</sub> supply pins.
- 5. Solder profile per IPC/JEDEC J-STD-020D
- 6. Moisture sensitivity per JEDEC test method A112

### 4.4 Electromagnetic compatibility (EMC)

Table 7 describes the EMC characteristics of the device.

Coupling structure	Test setup	Function	Functional configuration	BISS radiated emissions limit
Entire IC (G) TEM	Reference test	C1-S3	18 dBµV	
	(G) TEM	Reference test with SSCG	C1-S3	18 dBµV
		Memory copy	C4-S2	18 dBµV
		Memory copy with SSCG	C4-S2	18 dBµV

#### Table 7. Radiated emissions testing specification<sup>(1)</sup>.(2)

 Reference "BISS Generic IC EMC Test Specification", version 1.2, section 9.3, "Emission test configuration for ICs with CPU".

2. The EMC parameters are classified as "T", validated on testbench.

### 4.5 Electrostatic discharge (ESD)

The following table describes the ESD ratings of the device.

#### Table 8. ESD ratings<sup>(1),(2)</sup>

Parameter	С	Conditions	Value	Unit
ESD for Human Body Model (HBM) <sup>(3)</sup>	Т	All pins	2000	V
ESD for field induced Charged Device Model $(CDM)^{(4)}$	Т	All pins	500	V

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

 Device failure is defined as: "If after exposure to ESD pulses, the device does not meet the device specification requirements, which includes the complete DC parametric and functional testing at room temperature and hot temperature. Maximum DC parametrics variation within 10% of maximum specification"

3. This parameter tested in conformity with ANSI/ESD STM5.1-2007 Electrostatic Discharge Sensitivity Testing

4. This parameter tested in conformity with ANSI/ESD STM5.3-1990 Charged Device Model - Component Level



### 4.6 Operating conditions

			<b>D</b>				Value	Unit
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit
				Frequency			•	
f <sub>SYS</sub> SR			Device operating frequency <sup>(2)</sup>	-40 °C < T <sub>J</sub> < 150 °C –		_	80	MHz
			Г	lemperature				
Тј	SR	P	Operating temperature range - junction	—	-40.0	_	150.0	°C
IJ	SK	Г	Operating temperature range - junction	_			165.0 <sup>(3)</sup>	°C
T <sub>A</sub> (T <sub>L</sub> to T <sub>H</sub> )	SR	Ρ	Ambient operating temperature range	_	-40.0		125.0	°C
				Voltage				
		Ρ		LVD290/HVD400 enabled	2.97	_	3.63	
V <sub>DD_HV_IO</sub>	SR	с	I/O supply voltage	LVD290 enabled HVD400 disabled (4),(5)	2.97	_	5.5	V
V	00	Ρ	PMC and OSC	LVD290/HVD400 enabled	2.97		3.63	v
V <sub>DD_HV_OSC_PMC</sub>	SR	С	supply voltage	LVD290 enabled HVD400 disabled	2.97		5.5	V
		D		LVD400 enabled	4.5	—	5.5	
V <sub>DD_HV_ADC_TSENS</sub>	SR	С	SAR ADC supply voltage	LVD400 disabled <sup>(4),(6)</sup>	3.0		3.6	V
V <sub>REFH_ADC</sub>	SR	Ρ	SAR ADC reference voltage	—	2.0	—	V <sub>DD_HV_ADC_TSENS</sub>	V
V <sub>REFH_ADC</sub> - SR V <sub>DD_HV_ADC_TSENS</sub>		D	SAR ADC reference differential voltage	-		_	25	mV
V <sub>RAMP</sub>	SR	D	Slew rate on power supply pins	_	_		0.5	V/µs
V <sub>IN</sub>	SR	С	I/O input voltage range	_	0		5.5	V

Table 9. Device operating conditions<sup>(1)</sup>



	-			J	(001111		/			
Symbol	с		Parameter	Conditions		Value	– Unit			
Symbol		C	Falailletei	Conditions	Min	Тур	Max			
Injection current										
I <sub>IC</sub>	SR	т	DC injection current (per pin) <sup>(7),(8),(9)</sup>	Digital pins and analog pins	-3	_	3	mA		
IMAXSEG	SR	D	Maximum current per power segment <sup>(10)</sup>	_	-80	_	80	mA		

 Table 9. Device operating conditions<sup>(1)</sup> (continued)

1. The ranges in this table are design targets and actual data may vary in the given range.

2. Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the SPC570Sx Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.

 Refer to technical note "SPC570S family - High Temperature "D" Grade (DocID031416 - TN1262)" for associated specific limitation.

4. Maximum voltage is not permitted for entire product life. See Absolute maximum ratings.

5. Reduced output/input capabilities below 4.2 V. See performance derating values in I/O pad electrical characteristics.

- This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 7. Full device lifetime without performance degradation
- 8. I/O and analog input specifications are only valid if the injection current on adjacent pins is within these limits. See *Table 6:* Absolute maximum ratings for maximum input current for reliability requirements.
- 9. The I/O pins on the device are clamped to the I/O supply rails for ESD protection. When the voltage of the input pin is above the supply rail, current will be injected through the clamp diode to the supply rail. For external RC network calculation, assume typical 0.3 V drop across the active diode. The diode voltage drop varies with temperature. For more information, see the device characterization report.
- 10. A V<sub>DD HV IO</sub> power segment is defined as one or more GPIO pins located between two V<sub>DD HV IO</sub> supply pins.

### 4.7 Thermal characteristics

### 4.7.1 Package thermal characteristics

Symbo	Symbol C		Parameter	Conditions	Value	Unit
$R_{ extsf{ heta}JA}$	CC	D	Junction to ambient, natural convection <sup>(1)</sup>	Four layer board - 2s2p board	32.3	°C/W
R <sub>θJMA</sub>	СС	D	Junction to ambient in forced air @ 200 ft/min (1 m/s) <sup>(1)</sup>	Four layer board - 2s2p board	26.5	°C/W
$R_{\theta J B}$	СС	D	Junction to board <sup>(2)</sup>	—	12.1	°C/W
R <sub>θJCtop</sub>	СС	D	Junction to top case <sup>(3)</sup>	_	19.0	°C/W
$R_{\theta JCbotttom}$	СС	D	Junction to bottom case thermal resistance <sup>(4)</sup>	—	1.9	°C/W
$\Psi_{JT}$	СС	D	Junction to package top, natural convection <sup>(5)</sup>	_	0.6	°C/W

#### Table 10. Thermal characteristics for eTQFP64

1. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.

2. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.



#### SPC570S40Ex, SPC570S50Ex

- 3. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1021.1).
- 4. Thermal resistance between the die and the solder pad on the bottom of the package based on simulation without any interface resistance.
- 5. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

Symbo		С	Parameter	Conditions	Value	Unit
R <sub>θJA</sub>	CC	D	Junction-to-ambient, natural convection <sup>(2)</sup>	Four layer board—2s2p	30.7	°C/W
R <sub>θJMA</sub>	СС	D	Junction-to-moving-air, ambient <sup>(2)</sup>	At 200 ft./min., four layer board—2s2p	24.3	°C/W
R <sub>θJB</sub>	CC	D	Junction-to-board <sup>(3)</sup>	Ring cold plate	11.3	°C/W
R <sub>0JCtop</sub>	CC	D	Junction-to-case top <sup>(4)</sup>	Cold plate	16.0	°C/W
R <sub>0JCbotttom</sub>	CC	D	Junction-to-case bottom <sup>(5)</sup>	Cold plate	1.5	°C/W
$\Psi_{JT}$	CC	D	Junction-to-package top <sup>(6)</sup>	Natural convection	0.5	°C/W

Table 11. Thermal characteristics for eTQFP100<sup>(1)</sup>

 The values are based on simulation; actual data may vary in the given range. The specified characteristics are subject to change per final device design and characterization. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal

- 3. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- 4. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).
- 5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored
- 6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

#### 4.7.2 Power considerations

An estimation of the chip junction temperature,  $T_J$  can be obtained from the equation:

#### Equation 1: $T_J = T_A + (R_{\theta JA} * P_D)$

where:

 $T_A$  = ambient temperature for the package (°C)

 $R_{\theta JA}$  = junction-to-ambient thermal resistance (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal resistance values used are based on the JEDEC JESD51 series of standards to provide consistent values for estimations and comparisons. The differences between the values determined for the single-layer (1s) board compared to a four-layer board that has



two signal layers, a power and a ground plane (2s2p), demonstrate that the effective thermal resistance is not a constant. The thermal resistance depends on the:

- Construction of the application board (number of planes)
- Effective size of the board which cools the component
- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02 W/cm2

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

#### Equation 2: $T_J = T_B + (R_{qJB} * P_D)$

where:

 $T_B$  = board temperature for the package perimeter (°C)

 $R_{\alpha,JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

#### Equation 3: $R_{qJA} = R_{qJC} + R_{qCA}$

where:

 $R_{\alpha JA}$  = junction-to-ambient thermal resistance (°C/W)

 $R_{\alpha JC}$  = junction-to-case thermal resistance (°C/W)

 $R_{qCA}$  = case to ambient thermal resistance (°C/W)

 $R_{qJC}$  is device related and is not affected by other factors. The thermal environment can be controlled to change the case-to-ambient thermal resistance,  $R_{qCA}$ . For example, change the air flow around the device, add a heat sink, change the mounting arrangement on the



printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device. This description is most useful for packages with heat sinks where 90% of the heat flow is through the case to heat sink to ambient. For most packages, a better model is required.

A more accurate two-resistor thermal model can be constructed from the junction-to-board thermal resistance and the junction-to-case thermal resistance. The junction-to-case thermal resistance describes when using a heat sink or where a substantial amount of heat is dissipated from the top of the package. The junction-to-board thermal resistance describes the thermal performance when most of the heat is conducted to the printed circuit board. This model can be used to generate simple estimations and for computational fluid dynamics (CFD) thermal models. More accurate compact Flotherm models can be generated upon request.

To determine the junction temperature of the device in the application on a prototype board, use the thermal characterization parameter (YJT) to determine the junction temperature by measuring the temperature at the top center of the package case using the following equation:

#### Equation 4: $T_J = T_T + (\Psi_{JT} \times P_D)$

where:

T<sub>T</sub> = thermocouple temperature on top of the package (°C)

 $\Psi_{JT}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)

The thermal characterization parameter is measured in compliance with the JESD51-2 specification using a 40-gauge type T thermocouple epoxied to the top center of the package case. Position the thermocouple so that the thermocouple junction rests on the package. Place a small amount of epoxy on the thermocouple junction and approximately 1 mm of wire extending from the junction. Place the thermocouple wire flat against the package case to avoid measurement errors caused by the cooling effects of the thermocouple wire.

When board temperature is perfectly defined below the device, it is possible to use the thermal characterization parameter ( $\Psi_{JPB}$ ) to determine the junction temperature by measuring the temperature at the bottom center of the package case (exposed pad) using the following equation:

#### Equation 5: $T_J = T_B + (\Psi_{JPB} \times P_D)$

where:

 $T_B$  = thermocouple temperature on bottom of the package (°C)

 $\Psi_{\text{JPB}}$  = thermal characterization parameter (°C/W)

 $P_D$  = power dissipation in the package (W)



### 4.8 Current consumption

The following table describes the consumption figures.

Symbol C	~	Parameter	Conditions		Unit		
	C	Farameter	Conditions	Min	Тур	Мах	Cint
I	Ρ	Operating current all	F <sub>max</sub> <sup>(1)</sup>			110 <sup>(1)</sup>	mA
IDD	Т	supply rails	T <sub>j</sub> = 150 °C <sup>(1)</sup>			0.75 * f <sub>CPU</sub> <sup>(2)</sup> + 50	mA
Stop	Ρ	Stop mode consumption	Device working on RC clock			40 <sup>(3)</sup>	mA

#### Table 12. Current consumption

 Values are based on typical application code executing from Flash memory, where the DMA is running in continuous mode, the ADC is in continuous conversion, the timers are running to maximum counter values and communication IPs are in loopback or transmitting mode. IOs are unloaded. The maximum consumption can reach 110 mA during boot time M/LBIST (before reset).

2.  $f_{CPU}$  is measured in MHz

3. ADC and XOSC disabled, Includes regulator consumption for VDD\_LV generation. Includes static I/O current with no pins toggling.

### 4.9 I/O pad electrical characteristics

### 4.9.1 I/O pad types

*Table 13* describes the different pad type configurations.

Pad type	Description
Weak configuration	Provides a good compromise between transition time and low electromagnetic emission. Pad impedance is centered around 800 $\Omega$
Medium configuration	Provides transition fast enough for the serial communication channels with controlled current to reduce electromagnetic emission. Pad impedance is centered around 200 $\Omega$
Strong configuration	Provides fast transition speed; used for fast interface. Pad impedance is centered around 50 $\boldsymbol{\Omega}$
Very strong configuration	Provides maximum speed and controlled symmetric behavior for rise and fall transition. Used for fast interfaces requiring fine control of rising/falling edge jitter. Pad impedance is centered around 40 $\Omega$
Input only pads	These pads are associated to ADC channels and the external 8-40 MHz crystal oscillator (XOSC) providing low input leakage

#### Table 13. I/O pad specification descriptions

### 4.9.2 I/O input DC characteristics

Table 14 provides input DC electrical characteristics as described in Figure 4.





Symbol		с	Parameter	Conditions	v	alue		- Unit			
Symbol		C	Parameter	Conditions	Min	Тур	Max	onic			
TTL											
V <sub>IH</sub>	SR	Ρ	Input high level TTL	$\begin{array}{l} 3.0 \ {\sf V} < {\sf V}_{{\sf DD}_{-}{\sf HV}_{-}{\sf IO}} < 3.6 \ {\sf V} \\ \text{and} \\ 4.5 \ {\sf V} < {\sf V}_{{\sf DD}_{-}{\sf HV}_{-}{\sf IO}} < 5.5 \ {\sf V} \end{array}$	2.0	_	V <sub>DD_HV_IO</sub> + 0.3				
V <sub>IL</sub>	SR	Ρ	Input low level TTL	$3.0 V < V_{DD_HV_IO} < 3.6 V$ and $4.5 V < V_{DD_HV_IO} < 5.5 V$	-0.3	_	0.8	V			
V <sub>HYST</sub>		с	Input hysteresis TTL	$\begin{array}{l} 3.0 \ {\sf V} < {\sf V}_{{\sf DD}_{}{\sf HV}_{}{\sf IO}} < 3.6 \ {\sf V} \\ \text{and} \\ 4.5 \ {\sf V} < {\sf V}_{{\sf DD}_{}{\sf HV}_{}{\sf IO}} < 5.5 \ {\sf V} \end{array}$	0.3 <sup>(1)</sup>	_	_				
				CMOS							
V <sub>IHCMOS_H</sub> <sup>(2)</sup>	SR	Р	Input high level CMOS (with hysteresis)	$\begin{array}{l} 3.0 \ {\rm V} < {\rm V}_{{\rm DD}_{\rm HV}_{\rm IO}} < 3.6 \ {\rm V} \\ {\rm and} \\ 4.5 \ {\rm V} < {\rm V}_{{\rm DD}_{\rm HV}_{\rm IO}} < 5.5 \ {\rm V} \end{array}$	0.65 * V <sub>DD_HV_IO</sub>	_	V <sub>DD_HV_IO</sub> + 0.3	V			
V <sub>IHCMOS</sub> <sup>(2)</sup>	SR	Ρ	Input high level CMOS (without hysteresis)	$3.0 V < V_{DD_HV_IO} < 3.6 V$ and $4.5 V < V_{DD_HV_IO} < 5.5 V$	0.6 * V <sub>DD_HV_IO</sub>	_	V <sub>DD_HV_IO</sub> + 0.3	V			
V <sub>ILCMOS_H</sub> <sup>(2)</sup>	SR	Ρ	Input low level CMOS (with hysteresis)	$3.0 V < V_{DD_HV_IO} < 3.6 V$ and $4.5 V < V_{DD_HV_IO} < 5.5 V$	-0.3	_	0.35 * V <sub>DD_HV_IO</sub>	V			

#### Table 14. I/O input DC electrical characteristics



		_			v	alue			
Symbol		С	Parameter	Conditions	Min	Тур	Max	Unit	
V <sub>ILCMOS</sub> <sup>(2)</sup>	SR	Ρ	Input low level CMOS (without hysteresis)	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V and 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	-0.3	_	0.4 * V <sub>DD_HV_IO</sub>	V	
V <sub>HYSCMOS</sub>	_	с	Input hysteresis CMOS	$3.0 V < V_{DD_HV_IO} < 3.6 V$ and $4.5 V < V_{DD_HV_IO} < 5.5 V$	0.1 * V <sub>DD_HV_IO</sub>	_	_	V	
				Automotive		•			
V <sub>IH</sub> <sup>(3)</sup>	<b>CD</b>	R P	П	Input high level	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	3.8	_	V <sub>DD_HV_IO</sub> + 0.3	V
VIH	SK	Р	Automotive	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	0.75 * V <sub>DD_HV_IO</sub>	_	V <sub>DD_HV_IO</sub> + 0.3	v	
			Input low level	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	-0.3	—	2.2		
V <sub>IL</sub>	SR	Ρ	Automotive	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	-0.3	_	0.35 * V <sub>DD_HV_IO</sub>	V	
			Input hysteresis	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	0.5	—	—		
V <sub>HYST</sub>		С	Automotive	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	0.11 * V <sub>DD_HV_IO</sub>	_	—	V	
				Input Characteristics					
I <sub>LKG</sub>	сс	Ρ	Digital input leakage	_	_	_	1	μA	
C <sub>IN</sub>	С	D	Digital input capacitance	—	—	_	10	pF	

Table 14. I/O	input DC electri	cal characteristics	(continued)
			(

1. Minimum hysteresis at 4.0 V

2.  $VSIO[VSIO_xx] = 0$  in the range 3.0 V <  $V_{DD_HV_IO}$  < 4.0 V,  $VSIO[VSIO_xx] = 1$  in the range 4.0 V <  $V_{DD_HV_IO}$  < 5.9 V.

3.  $VSIO[VSIO_xx] = 0$  in the range 3.0 V <  $V_{DD_HV_IO}$  < 4.0 V,  $VSIO[VSIO_xx] = 1$  in the range 4.0 V <  $V_{DD_HV_IO}$  < 5.9 V.

Table 15 provides weak pull figures. Both pull-up and pull-down current specifications are provided.



Cum	hal	~	Devenueder	Conditions		Value		l lm it						
Syml	DOI	С	Parameter	Conditions	Min	Тур	Max	Unit						
				$V_{IN} = 0.69 * V_{DD_HV_IO}$ 4.5 V < $V_{DD_HV_IO}$ < 5.5 V	23	_	_							
	сс	Ρ		V <sub>IN</sub> = 0.49 * V <sub>DD_HV_IO</sub> 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V		_	82							
11	I <sub>WPU</sub>		Weak pull-up/down	V <sub>IN</sub> > V <sub>IL</sub> = 1.1 V (TTL) 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V			130	μA						
I'WPUI			current absolute value <sup>(1)</sup>	$V_{IN} = 0.75 * V_{DD_HV_IO}$ 3.0 V < $V_{DD_HV_IO}$ < 3.6 V	10	—	—	μΛ						
	сс	т		$V_{IN} = 0.35 * V_{DD_HV_IO}$ 3.0 V < $V_{DD_HV_IO}$ < 3.6 V	_	—	70							
				V <sub>IN</sub> > V <sub>IL</sub> = 1.1 V (TTL) 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	_	—	75							
				$V_{IN} = 0.69 * V_{DD_HV_IO}$ 4.5 V < $V_{DD_HV_IO}$ < 5.5 V	_	—	130							
	сс	Ρ	Ρ	Ρ		V <sub>IN</sub> = 0.49 * V <sub>DD_HV_IO</sub> 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	40	—	—					
I <sub>WPD</sub>			Weak pull-down current	V <sub>IN</sub> > V <sub>IL</sub> = 1.1 V (TTL) 4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	16		—	μA						
I'WPDI		ст	absolute value	$V_{IN} = 0.75 * V_{DD_HV_IO}$ 3.0 V < $V_{DD_HV_IO}$ < 3.6 V	_	—	92	μΛ						
	сс		СТ	т	т	т	: т	с т		$V_{IN} = 0.35 * V_{DD_HV_IO}$ 3.0 V < $V_{DD_HV_IO}$ < 3.6 V	19			
					V <sub>IN</sub> > V <sub>IL</sub> = 1.1 V (TTL) 3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V	16	_	_						

Table 15. I/O	null-un/i	oull-down	DC elec	trical ch	aracteristics
	pun-up/	Jun-uown			

 Weak pull-up/down is enabled within t<sub>WK\_PU</sub> = 1 µs after internal/external reset has been asserted. Output voltage will depend on the amount of capacitance connected to the pin.

### 4.9.3 I/O output DC characteristics

*Table 16: Weak configuration I/O output characteristics,* provide DC characteristics for bidirectional pads in the following configurations:

- Weak
- Medium
- Strong
- Very Strong



Symbol	1	с	Deremeter	Conditions		Value		Unit			
Symbol		C	Parameter	Conditions	Min	Тур	Max	Unit			
Paulo	С	Р	PMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OH</sub> < 0.5 mA	_	_	1040	Ω			
R <sub>OH_W</sub> C	Г	weak configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 0.5 mA		_	1040	52				
P	с	Р	NMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OL</sub> < 0.5 mA		_	1040	Ω			
R <sub>OL_W</sub> C						4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 0.5 mA		_	1040	52	
f	С	т	Output frequency weak	C <sub>L</sub> = 25 pF			2	MHz			
f <sub>max_W</sub>	С		configuration	C <sub>L</sub> = 50 pF		—	1				
				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	_	_	150				
	С	С				Transition time output pin	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 50 pF	_	_	300	
t <sub>TR_W</sub>	С	U	weak configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	_	_	100	ns			
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 50 pF	_	_	200				
t	С	т	Difference between rise	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$	—	—	40	%			
t <sub>SKEW_</sub> W	С	I	time and fall time	$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$	_	_	28	/0			

Table 16. Weak configuration I/O output characteristics <sup>(1),(2)</sup>
----------------------------------------------------------------------------

1. The above mentioned values are different for M/W (Medium/Weak) pads.

2. Please refer to Table 20: I/O output characteristics for pads 4, 9, 11, 55, 56

Symbol		с	C Parameter	Conditions	Value			Unit							
		C	Farameter	Conditions	Min	Тур	Max	Unit							
C C	R <sub>OH_M</sub> C F	с	Р	PMOS output impedance Push pull,	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OH</sub> < 2 mA	_	_	270							
roh_m		Г	medium configuration $4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$ Push pull, I <sub>OH</sub> < 2 mA	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 2 mA	_	_	270	Ω							
D	c,	P	NMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OL</sub> < 2 mA	_	_	270	Ω							
R <sub>OL_M</sub> C	С	Г	and a strength of the second strength of the	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 2 mA	_	_	270	52							
f <sub>max_M</sub>	C C	с	) <sub>–</sub>	- Output frequency medium	C <sub>L</sub> = 25 pF		_	12	MHz						
		С	С	С	С	С	С	С	С	С		<i>a</i> . <i>a</i> .	C <sub>L</sub> = 50 pF		

|--|



Symbol		с	Barramatar	arameter Conditions	Value			L Insit			
		ر	Falameter		Min	Тур	Max	Unit			
t <sub>TR_M</sub> C				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	_	_	37				
	с				D	Transition time output pin	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 50 pF	_	_	72	ns
	С	U	medium configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	_	_	25	113			
				4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 50 pF	_	_	50				
t <sub>SKEW_M</sub>	С	C _	C T	$C_{\tau}$ Difference between rise	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$	—	—	40	%		
	С	С	С	С	С	1	time and fall time	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V	_	_	28

1. The above mentioned values are different for M/W (Medium/Weak) pads.

2. Please refer to Table 20: I/O output characteristics for pads 4, 9, 11, 55, 56

Symbol		с	Parameter	Conditions	Value			Unit										
Symbo	1	C	Parameter Conditions	Conditions	Min	Тур	Max											
R <sub>OH_S</sub> C C	с	Р		$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OH</sub> < 6 mA	_	_	90											
		strong configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 8 mA	_	_	75	Ω											
В	с с	Р	NMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OL</sub> < 6 mA	_	_	90	Ω										
R <sub>OL_S</sub>				-	strong configuration 4.	$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$ Push pull, I <sub>OL</sub> < 8 mA	_	_	75	22								
	C C			3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	_	_	25											
f <sub>max_S</sub>		C C	СС	C C	C C	c c	СС	C C	с с	С	с	Зт	→ Output frequency strong	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 50 pF	_	_	12.5	
										c   '		4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	_	_	50	MHz		
									4	$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V} \\ \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$	_	_	25					

#### Table 18. Strong configuration I/O output characteristics



Symbol		с	Demonster	Conditions	Value			11
		C	Parameter		Min	Тур Мах	Max	Unit
, c				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	_	_	11	
	с		D	Transition time output pin	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 50 pF	—	—	22
t <sub>TR_S</sub>	С	U	strong configuration	$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < \text{5.5 V} \\ \text{C}_{\text{L}} = \text{25 pF} \end{array}$	_	_	8	115
				$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V} \\ \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$	_	_	13	
t <sub>SKEW_</sub> S	С	С Т		$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$	_	—	40	%
	С			$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$	_	_	28	/0

#### Table 18. Strong configuration I/O output characteristics (continued)

### Table 19. Very Strong configuration I/O output characteristics

Symbol		с	Deremeter	Conditions	Value			l In:t												
Symbo	Gymbol		Parameter	Conditions	Min	Тур	Max	Unit												
	с	Р	PMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OH</sub> < 7 mA	_	_	85													
R <sub>OH_V</sub>	С	Г	very strong configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OH</sub> < 8 mA		_	65	Ω												
Record	с	P	NMOS output impedance	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ Push pull, I <sub>OL</sub> < 7 mA		_	85	Ω												
TOL_V	R <sub>OL_V</sub> C	С	С	С			very strong configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V Push pull, I <sub>OL</sub> < 8 mA		—	65	22								
	ССС	сc	CC	СС	ССС											3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 15 pF		_	50	
								3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF		_	30									
f						СС	СС	сс	Ст	T Output frequency	Output frequency very	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ T <sub>d</sub> = 0.6 ns, load = 10 pF		_	25	MHz				
f <sub>max_V</sub>									С	С	С	С	;	strong configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	_	—	50	WIHZ	
												$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V} \\ \text{C}_{\text{L}} = 50 \text{ pF} \end{array}$	_	_	25					
									$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < \text{5.5 V} \\ \text{T}_{\text{d}} = 1 \text{ ns, load} = 10 \text{ pF} \end{array}$	_	_	25								


Cumhal		~	Devementer	Conditions		Value	-	11
Symbol		С	Parameter	Conditions	Min Typ Max		Max	Unit
				$\begin{array}{l} 3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V} \\ \text{C}_{\text{L}} = 15 \text{ pF} \end{array}$	_	_	4.5	
				3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 25 pF	_	_	5	
	С	D	Transition time output pin	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$ T <sub>d</sub> = 0.6 ns, load = 10 pF	_	_	(4.5 * T <sub>r</sub> ) + T <sub>f</sub> < 9	20
'TR_V	$t_{TR_V}$ C D	very strong configuration	4.5 V < V <sub>DD_HV_IO</sub> < 5.5 V C <sub>L</sub> = 25 pF	_	_	4	ns	
				$4.5 V < V_{DD_HV_IO} < 5.5 V$ $C_L = 50 pF$	_	_	8	
				$\begin{array}{l} \text{4.5 V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V} \\ \text{T}_{\text{d}} = 1 \text{ ns, load} = 10 \text{ pF} \end{array}$	_	_	(4.5 * T <sub>r</sub> ) + T <sub>f</sub> < 9	
t <sub>PHL-</sub>	С	т	Difference between delay	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V C <sub>L</sub> = 15 pF	0	_	1.2	20
PLH_V	$c_{PLH_V}$ C T of rising and falling edg		of rising and falling edges	$\begin{array}{l} 4.5 \ V < V_{DD\_HV\_IO} < 5.5 \ V \\ C_L = 25 \ pF \end{array}$	0		1.2	ns

Table 10	Vory Strong	appliquestion	VO autou	habaraataristias	(continued)
Table 19.	very Surong	connyuration	i i/O outpu	t characteristics	(continueu)

For W/M (Weak/Medium) pads the following values hold true.

Functionality	Symbol	Parameter	Conditions		Value		Unit
Functionality	Symbol	Farameter	Conditions	Min	Max	Omit	
Weak	R <sub>OH_S</sub>	PMOS output impedance weak configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OH</sub> < 0.5 mA	_	_	1600	Ω
	R <sub>OL_S</sub>	NMOS output impedance weak configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OL</sub> < 0.5 mA	_	_	1896	Ω
	f -	Output frequency	C <sub>L</sub> = 25 pF			2	MHz
WEak	f <sub>max_S</sub>	weak configuration	C <sub>L</sub> = 50 pF		1		
		Transition time	C <sub>L</sub> = 25 pF			127	
	t <sub>TR_S</sub>	output pin weak configuration	C <sub>L</sub> = 50 pF	_	_	2443	ns
	t <sub>SKEW_S</sub>	Difference between rise time and fall time	_	_		50	%

Table	e 20. I/O	output c	haracteristic	s for pac	ls 4,	9, 11,	55, 5	6



<b>Eurotionality</b>	Cumhal	Demonster	Canditiana			11		
Functionality	Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
	R <sub>OH_M</sub>	PMOS output impedance medium configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OH</sub> < 0.5 mA	_	_	405	Ω	
	R <sub>OL_M</sub>	NMOS output impedance medium configuration	3.0 V < V <sub>DD_HV_IO</sub> < 3.6 V Push pull, I <sub>OL</sub> < 0.5 mA	_	_	495	Ω	
		Output frequency	C <sub>L</sub> = 25 pF	_	_	12		
Medium	f <sub>max_M</sub>	medium configuration	C <sub>L</sub> = 50 pF	_		6	MHz	
		Transition time	C <sub>L</sub> = 25 pF	_	_	34		
	t <sub>TR_M</sub>	output pin medium configuration	C <sub>L</sub> = 50 pF	_	_	62	ns	
	t <sub>SKEW_M</sub>	Difference between rise time and fall time	—	_	_	46	%	

 Table 20. I/O output characteristics for pads 4, 9, 11, 55, 56 (continued)

# 4.10 **RESET** electrical characteristics

The device implements a dedicated bidirectional reset pin ( $\overline{PORST}$ ).

*Note:* **PORST** pin does not require active control. It is possible to implement an external pull-up to ensure correct reset exit sequence. Recommended value is 4.7 Kohm.



### Figure 5. Start-up reset requirements



*Figure 6* describes device behavior depending on supply signal on **PORST**:

- 1. **PORST** does not go low enough: it is filtered by input buffer hysteresis. The device remains in the current state.
- 2. PORST goes low enough, but not for long enough: it is filtered by a low pass filter. The device remains in the current state.
- 3. The PORST generates a reset:
  - a) **PORST** low but initially filtered during at least W<sub>FRST</sub>. Device remains initially in current state.
  - PORST potentially filtered until W<sub>NFRST</sub>. Device state is unknown. It may either be reset or remains in current state depending on extra conditions (PVT — process, voltage, temperature).
  - c) PORST asserted for longer than W<sub>NFRST</sub>. The device is under hardware reset.



Figure 6. Noise filtering on reset signal



Symbol		~	Deveneeter	Conditions		Value		11
Symbo	DI	С	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>IH</sub>	SR	Ρ	Input high level TTL (Schmitt trigger)	—	2.0	_	V <sub>DD_HV_IO</sub> + 0.4	V
VIL	SR	Р	Input low level TTL	$3.0 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 3.6 \text{ V}$	0.4	—	0.6	V
۴IL	OIX		(Schmitt trigger)	$4.5 \text{ V} < \text{V}_{\text{DD}_{\text{HV}_{\text{IO}}}} < 5.5 \text{ V}$	0.4	—	0.8	v
V <sub>HYS</sub>	сс	С	Input hysteresis TTL (Schmitt trigger)	_	275	_	_	mV
V <sub>DD_POR</sub>	сс	С	Minimum supply for strong pull-down activation	_	_	_	1.2	V
I <sub>OL_R</sub>	сс	P	Strong pull-down current	Device under power-on reset 3.0 V < V <sub>DD_HV_IO</sub> < 5.5 V, V <sub>OL</sub> > 1.0 V	0.2	_	_	mA
				Device under power-on reset $V_{DD_HV_IO} = 4.0 \text{ V}, V_{OL} = V_{IL}$	12	_	_	mA
ll	сс	D	Weak pull-up current	$\overline{\text{ESR0}} \text{ pin} \\ V_{\text{IN}} = 0.69 * V_{\text{DD}_{\text{HV}_{\text{IO}}}}$	23	_	_	
I <sub>WPU</sub>		F	absolute value	ESR0 pin V <sub>IN</sub> = 0.49 * V <sub>DD_HV_IO</sub>	_		82	μA
llumel	сс	D	Weak pull-down current	$\overline{PORST}$ pin V <sub>IN</sub> = 0.69 * V <sub>DD_HV_IO</sub>			130	μA
I <sub>WPD</sub>		Г	absolute value	$\overline{PORST} \text{ pin} \\ V_{IN} = 0.49 * V_{DD_{-}HV_{-}IO}$	40		_	μΛ
W <sub>FRST</sub>	SR	Ρ	PORST input filtered pulse	_	_	_	500	ns
W <sub>NFRST</sub>	SR	Ρ	PORST input not filtered pulse	_	2000	_	_	ns

Table 21. Reset electrical characteristics



### 4.11 **Power management electrical characteristics**

### 4.11.1 Voltage regulator electrical characteristics

The device implements an internal voltage regulator to generate the low voltage core supply  $V_{DD\_LV}$  from the high voltage ballast supply  $V_{DD\_HV\_IO}$ . The regulator itself is supplied by  $V_{DD\_HV\_OSC\_PMC}$ .

Note:  $V_{DD \ HV \ OSC \ PMC}$  is to be shorted with  $V_{DD \ HV \ IO}$  supply at package level.

The following supplies are involved:

- HV—High voltage external for voltage regulator module. This must be provided externally through V<sub>DD\_HV\_OSC\_PMC</sub> power pin.
- BV—High voltage external power supply for internal ballast module. This must be provided externally through V<sub>DD\_HV\_IO</sub> power pins. Voltage values should be aligned with V<sub>DD\_HV\_OSC\_PMC</sub>.
- LV—Low voltage internal power supply for core, PLL and Flash digital logic. This is generated by the internal voltage regulator but provided outside to connect stability capacitor. It is split into three further domains to ensure noise isolation between critical LV modules within the device:
  - LV\_COR—Low voltage supply for the core. It is also used to provide supply for PLL1 through double bonding.
  - LV\_FLA—Low voltage supply for code Flash module. It is supplied with dedicated ballast and shorted to LV\_COR through double bonding.
  - LV\_PLL—Low voltage supply for PLL1. It is shorted to LV\_COR through double bonding.



#### Figure 7. Recommended parasitics on board



Cumhal		Devementer	Conditions <sup>(1)</sup>			Unit	
Symbol		Parameter	Conditions	Min	Тур	Max	Unit
C <sub>REG</sub>	SR	Main internal voltage regulator stability external capacitance	—	1.1	2.2 <sup>(3)</sup>	2.97	μF
R <sub>DECREGn</sub>	SR	Stability capacitor equivalent serial resistance	Total resistance including board track	1	_	50	mΩ
C <sub>V1V2</sub>	SR	EMC cap to be placed on every 1.2V pin	V <sub>DD_LV</sub> /V <sub>SS</sub> pair	50	100	135	nF
C <sub>DECBV</sub>	SR	Decoupling capacitance ballast	V <sub>DD_HV_IO</sub> /V <sub>SS_LV</sub>	1.1	2.2 <sup>(4)</sup>	3	μF

 Table 22. Voltage regulator electrical characteristics

1.  $V_{DD}$  = 5.0 V ± 10%, T<sub>A</sub> = -40 / 125 °C, unless otherwise specified.

2. All values need to be confirmed during device validation.

3. Recommended X7R or X5R ceramic -43% / +35% variation, 20% tolerance and 12.5% temperature.

4. Recommended X7R or X5R ceramic -43% / +35% variation, 20% tolerance and 12.5% temperature.

Note: All 1.2 V pins should be shorted externally on board with minimum resistance and minimum inductance. It is recommended to use a 1.2 V plane on which all 1.2 V pins are shorted to keep resistance and inductance negligible. Recommended capacitors should be placed very close to the device pins such that parasitic resistance can be reduced. Connection from  $V_{DD\_LV}$  pin to capacitor top plate should not exceed more than 5 m $\Omega$  in resistance and 0.5 nH in inductance. Similarly connection from bottom plate of capacitor to PCB ground should not have more than 5mohm resistance and 0.5 nH inductance.

### 4.12 **PMU** monitor specifications

### 4.12.1 Nomenclature

- **POR** stands for Power On Reset. The POR circuit manages the reset from very low voltage up to its threshold. Cannot be disabled.
- **MVD** stands for Minimum Voltage Detector. It cannot be disabled by the user and generate a destructive Reset.
- LVD stands for Low Voltage Detector. It can be disabled by the user.
- **HVD** stands for High Voltage Detector. It can be disabled by the user.
- UVD stands for Upper Voltage Detector. It cannot be disabled by the user and generate a destructive reset.



Domain monitor	Voltage	Name	Segment	Lower limit	Upper limit
Domain monitor	voltage	Name	Segment	Lower IIIIIt	Opper mint
	Power On Reset	POR041	Core	0.39 V	0.95 V
		MVD098	Core	1.005 V	1.055 V
	Low	101 0 0 0 0 0 0	Flash	1.005 V	1.055 V
1.2 V		LVD108	Core	1.085 V	1.137 V
		HVD140	Core	1.340 V	1.400 V
	High	UVD145	Core	1.379 V	1.441 V
		0145	Flash	1.379 V	1.441 V
	Power On Reset	POR200	Core	1.750 V	2.400 V
		MVD270	Core	2.694 V	2.826 V
		IVI V DZT U	Flash	2.694 V	2.826 V
3.3 V	Low		Core	2.881 V	2.999 V
		LVD290	Flash	2.881 V	2.999 V
			ADC	2.881 V	2.999 V
	High	HVD400	Core	3.660 V	3.840 V
5 V	Low	LVD400	ADC	4.128 V	4.332 V
5 v	High	UVD600	Core	5.684 V	5.920 V

Table 23. Trimmed (PVT) values

### 4.12.2 Power up/down sequencing

For proper device functioning please adhere to following power sequence:

 $V_{DD\_HV\_OSC\_PMC}$  supply should always be greater than or equal to  $V_{DD\_HV\_IO}$  supply (even during ramping up).

 $V_{DD HV ADC TSENS}$  supply should always be greater than or equal to  $V_{REFH ADC}$  supply.

### 4.13 Platform Flash controller electrical characteristics

### Table 24. RWSC settings<sup>(1)</sup>

Max Flash operating Frequency (MHz) <sup>(2)</sup>	RWSC
20	0b000
40	0b001
64	0b010
80	0b011

1. RWSC is a field in the Flash memory of PFCR register used to specify the wait states for address pipelining and read/write accesses.

2. Maximum frequencies (FM modulation up to 2% could be enabled additionally).



# 4.14 Flash memory electrical characteristics

Table 25 shows the program and erase characteristics.

						Va	alue				
Symbol	Characteristics <sup>(1)</sup>	Тур		Initi	ial max		Typical		etime ax <sup>(4)</sup>		Unit
		Тур (2)	С	25 °C (5)	All temp (6)	с	end of life <sup>(3)</sup>	<u>≤</u> 1 K cycles	<u>&lt;</u> 100 K cycles	C	
t <sub>dwprogram</sub>	Double Word (64 bits) program time [Packaged part]	38	С	150	_	_	94	500		с	μs
t <sub>pprogram</sub>	Page (256 bits) program time	78	С	300	_	—	214	1(	000	С	μs
t <sub>pprogrameep</sub>	Page (256 bits) program time EEPROM (partition 1) [Packaged part]	90	с	330		_	250	1000		с	μs
t <sub>qprogram</sub>	Quad Page (1024 bits) program time	274	С	1000	1500	Ρ	802	2000		С	μs
t <sub>qprogrameep</sub>	Quad Page (1024 bits) program time EEPROM (partition 1) [Packaged part]	315	с	1100	1650	Ρ	925	2000		с	μs
t <sub>16kpperase</sub>	16 KB block pre-program and erase time	350	с	1000	1500	Р	424	5000	_	с	ms
t <sub>32kpperase</sub>	32 KB block pre-program and erase time	500	С	1000	1500	Ρ	605	5000	_	С	ms
t <sub>64kpperase</sub>	64 KB block pre-program and erase time	800	С	1000	1500	Ρ	968	5000	—	С	ms
t <sub>128kpperase</sub>	128 KB block pre-program and erase time	1000	С	2000	3000	Ρ	1254	15000	_	С	ms
t <sub>16kprogram</sub>	16 KB block program time	42	С	54	80	Ρ	51	1000	—	С	ms
t <sub>32kprogram</sub>	32 KB block program time	85	С	108	160	Ρ	103	2000	—	С	ms
t <sub>64kprogram</sub>	64 KB block program time	169	С	216	320	Ρ	204	4000	—	С	ms
t <sub>128kprogram</sub>	128 KB block program time	339	С	432	640	Ρ	410	17000		С	ms
t <sub>8kprogrameep</sub>	Program 8 KB EEPROM (partition 1)	21	с	27	40	Ρ	44	1(	000	с	ms
t <sub>8keraseeep</sub>	Erase 8KB EEPROM (partition 1)	300	С	1000	1500	Ρ	660	5000		С	ms
t <sub>tr</sub>	Program rate <sup>(7)</sup>	2.34	С	3.04	4.56	С	2.60	_		С	s/MB
t <sub>pr</sub>	Erase rate <sup>(7)</sup>	7.2	С	14.4	28.8	С	7.92	-	_	С	s/MB
t <sub>ffprogram</sub>	Full Flash programming time <sup>(8)</sup>	4	С	16	24	Ρ	5	26	_	С	s
t <sub>fferase</sub>	Full Flash erasing time <sup>(8)</sup>	12	С	24	30	Ρ	15	40	_	С	s
t <sub>ESRT</sub>	Erase suspend request rate <sup>(9)</sup>	500	Т	—		_	_	-	_	_	μs

Table 25. Flash memory program and erase specifications
---------------------------------------------------------



						Va	alue				
Symbol	Characteristics <sup>(1)</sup>	Tvp		Initial max			Typical	Lifetime max <sup>(4)</sup>			Unit
		Тур (2)	С	25 °C (5)	All temp (6)	с	end of life <sup>(3)</sup>	<u>≤</u> 1 K cycles	<u>&lt;</u> 100 K cycles	С	
t <sub>PSRT</sub>	Program suspend request rate <sup>(9)</sup>	30	т	_	_	_	_			—	μs
t <sub>PSUS</sub>	Program suspend latency <sup>(10)</sup>		—			—	—	15		Т	μs
t <sub>ESUS</sub>	Erase suspend latency <sup>(10)</sup>		—		_		—	30		Т	μs
t <sub>AICOS</sub>	Array Integrity Check Partition 0 (0.5 MB, sequential) <sup>(11)</sup>	7.5	т	_	_	_	_	_	_	_	ms
t <sub>AIC128K</sub>	Array Integrity Check (128 KB, sequential) <sup>(11)</sup>	1.9	т	_	_	_	_	_	_	_	ms
t <sub>AIC0P</sub>	Array Integrity Check (0.5 MB, proprietary) <sup>(11)</sup>	0.75	т	_	_	_	_	_	_	_	s
t <sub>MR0S</sub>	Margin Read (0.5 MB, sequential)	25	т	_	_	_	_	_	_	_	ms
t <sub>MR128KS</sub>	Margin Read (128 KB, sequential)	6.26	т	_	_	_	_	_	_	_	ms
t <sub>AABT</sub>	Array Integrity Check Abort Latency	_		_	_		_	10			μs
t <sub>MABT</sub>	Margin Read Abort Latency		—			—			10	—	μs

Table 25. Flash memory	program and eras	e specifications	(continued)
	p. • g •		(

1. Actual hardware programming times; this does not include software overhead.

2. Typical program and erase times assume nominal supply values and operation at 25 °C. All times are subject to change pending device characterization.

 Typical End of Life program and erase times represent the median performance and assume nominal supply values. Typical End of Life program and erase values may be used for throughput calculations. These values are characteristic, but not tested.

- 4. Lifetime maximum program & erase times apply across the voltages and temperatures and occur after the specified number of program/erase cycles. These maximum values are characterized but not tested or guaranteed.
- 5. Initial factory condition: < 100 program/erase cycles, 20 °C <  $T_J$  < 30 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.
- 6. Initial maximum "All temp" program and erase times provide guidance for time-out limits used in the factory and apply for less than or equal to 100 program or erase cycles, -40 °C < T<sub>J</sub> < 150 °C junction temperature, and nominal (± 2%) supply voltages. These values are verified at production testing.</p>
- 7. Rate computed based on 128K sectors.
- 8. Only code sectors, not including EEPROM.
- 9. Time between erase suspend resume and next erase suspend.
- 10. Timings guaranteed by design.
- 11. AIC is done using system clock, thus all timing is dependant on system frequency and number of wait states. Timing in the table is calculated at 80 MHz.

All the Flash operations require the presence of the system clock for internal synchronization. About 50 synchronization cycles are needed: this means that the timings of the previous table can be longer if a low frequency system clock is used.



Symbol	Characteristics <sup>(1)</sup>		Valu	le		Unit	
Symbol	Characteristics	Min	С	Тур	С	Unit	
N <sub>CER16K</sub>	16 KB CODE Flash endurance	10	—	100	-	Kcycles	
N <sub>CER32K</sub>	32 KB CODE Flash endurance	10		100	_	Kcycles	
N <sub>CER64K</sub>	64 KB CODE Flash endurance	10	_	100		Kcycles	
N <sub>CER128K</sub>	128 KB CODE Flash endurance	1		100		Kcycles	
N <sub>DER8K</sub>	8 KB EEPROM Flash endurance	100			_	Kcycles	
t <sub>DR1k</sub>	Minimum data retention Blocks with 0 - 1,000 P/E cycles	25	_			Years	
t <sub>DR10k</sub>	Minimum data retention Blocks with 1,001 - 10,000 P/E cycles	15	_			Years	
t <sub>DR100k</sub>	Minimum data retention Blocks with 10,001 - 100,000 P/E cycles	15	_			Years	

Table 26. Flash memory Life Specification

1. Program and erase cycles supported across specified temperature specs.

### 4.15 PLL0/PLL1 electrical characteristics

The device provides a phase-locked loop (PLL0) as well as a frequency-modulated phase-locked loop (PLL1) module to generate a fast system clock from the main oscillator driver.

Symbol		с	Parameter	Conditions <sup>(1)</sup>			- Unit	
Symb	01	C	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>PLLIN</sub>	SR		PLL1 reference clock <sup>(2)</sup>	—	37.5	—	78.125	MHz
$\Delta_{PLLIN}$	SR	_	PLL1 reference clock duty cycle <sup>(2)</sup>	_	35	_	65	%
f <sub>PLLOUT</sub>	СС	D	PLL1 output clock frequency	—	4.762	-	625	MHz
f <sub>VCO</sub> <sup>(3)</sup>	СС	Ρ	VCO frequency	—	600		1250	MHz
t <sub>LOCK</sub>	СС	Ρ	PLL1 lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)			110	μs
∆t <sub>STJIT</sub>	сс	т	PLL1 short term jitter	f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> @ 64 MHz	_	_	1.8	ns
I <sub>PLL</sub>	СС	С	PLL1 consumption	T <sub>A</sub> = 25 °C	_	_	6	mA

Table 27. PLL1 electrical characteristics

1. V\_{DD} = 3.3 V  $\pm$  10% / 5.0 V  $\pm$  10%,  $T_A$  = –40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify  $f_{PLLIN}$  and  $\Delta_{PLLIN}$ .

3. Frequency modulation is considered  $\pm 2\%$ .



Symbol		с	Parameter	Conditions <sup>(1)</sup>			Unit	
Symb	01	C			Min	Тур	Max	Unit
f <sub>PLLIN</sub>	SR	_	PLL0 reference clock <sup>(2)</sup>	—	8	_	56	MHz
$\Delta_{PLLIN}$	SR	_	PLL0 reference clock duty cycle <sup>(2)</sup>	_	30	_	70	%
f <sub>PLLOUT</sub>	СС	D	PLL0 output clock frequency	—	4.762	-	625	MHz
f <sub>VCO</sub>	СС	Ρ	VCO frequency	—	600	_	1250	MHz
t <sub>LOCK</sub>	СС	Ρ	PLL0 lock time	Stable oscillator (f <sub>PLLIN</sub> = 16 MHz)	_		110	μs
$\Delta t_{STJIT}$	СС	Т	PLL0 short term jitter	f <sub>sys</sub> maximum	_		300	ps
∆t <sub>LTJIT</sub>	сс	т	PLL0 long term jitter	f <sub>PLLIN</sub> = 16 MHz (resonator), f <sub>PLLCLK</sub> @ 64 MHz	-1	_	1	ns
I <sub>PLL</sub>	СС	С	PLL0 consumption	T <sub>A</sub> = 25 °C	—	_	5.5	mA

Table 28. PLL0 electrical characteristics

1.  $V_{DD}$  = 3.3 V ± 10% / 5.0 V ± 10%, TA = -40 to 125 °C, unless otherwise specified.

2. PLLIN clock retrieved directly from FXOSC clock. Input characteristics are granted when oscillator is used in functional mode. When bypass mode is used, oscillator input clock should verify  $f_{PLLIN}$  and  $\Delta_{PLLIN}$ .

# 4.16 External oscillator (XOSC) electrical characteristics

Symbo		с	Parameter	Co	nditions	v	alue	Unit
Symbo	,	C	Falameter		numons	Min	Max	Unit
					—	4	8	
f <sub>XTAL</sub>	сс	D	Crystal Frequency Range <sup>(2)</sup>	—		>8	20	MHz
					—	>20	40	
t <sub>cst</sub>	сс	Т	[Covers: ADD12.017]Crystal start-up time <sup>(3),(4)</sup>	T <sub>J</sub> = 150 °C			5	ms
trec	CC		Crystal recovery time <sup>(5)</sup>	_		_	0.5	ms
V <sub>IHEXT</sub>	сс	D	EXTAL input high voltage (External Reference)	$V_{REF} = 0.28 * V_{DD_HV_IO}$		V <sub>REF</sub> + 0.6	_	V
V <sub>ILEXT</sub>	СС	D	EXTAL input low voltage <sup>(6),(7)</sup>	$V_{REF} = 0.28^{-3}$	* V <sub>DD_HV_IO</sub>	_	V <sub>REF</sub> - 0.6	V
C <sub>S_EXTAL</sub>	сс	Т	Total on-chip stray capacitance on EXTAL pin <sup>(8)</sup>		QFP	6.0	8.0	pF
C <sub>S_XTAL</sub>	сс	Т	Total on-chip stray capacitance on XTAL pin <sup>8</sup>		QFP		8.0	pF
		Ρ			$f_{XTAL} \le 8 MHz$	2.6	11.0	
9 <sub>m</sub>	СС		Oscillator Transconductance (5 V)	T <sub>J</sub> = -40 °C to 150 °C	$f_{XTAL} \le 20 \text{ MHz}$	7.9	26.0	mA/V
					$f_{XTAL} \le 40 \text{ MHz}$	10.4	34.0	

Table 29. External Oscillator electrical specifications<sup>(1)</sup>



Symbol		C	Parameter	Conditions	v	Unit	
		C	raiametei	Conditions	Min	Max	
V <sub>EXTAL</sub>	сс	D	Oscillation Amplitude on the EXTAL pin after startup <sup>(9)</sup>	T <sub>J</sub> = −40 °C to 150 °C	0.5	1.6	V
V <sub>HYS</sub>	CC	D	Comparator Hysteresis	T <sub>J</sub> = 150 °C	0.1	1.0	V
I <sub>XTAL</sub>	CC	D	XTAL current <sup>(10)</sup>	T <sub>J</sub> = 150 °C	—	14	mA

#### Table 29. External Oscillator electrical specifications<sup>(1)</sup> (continued)

1. All oscillator specifications are valid for  $V_{DD_HV_IO} = 3.0 \text{ V} - 5.5 \text{ V}.$ 

- 2. The range is selectable by UTEST miscellaneous DCF clients XOSC\_LF\_EN and XOSC\_EN\_40 MHZ.
- 3. This value is determined by the crystal manufacturer and board design.
- 4. Proper PC board layout procedures must be followed to achieve specifications.
- 5. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 6. This parameter is guaranteed by design rather than 100% tested.
- 7. Applies to an external clock input and not to crystal mode.
- 8. See crystal manufacturer's specification for recommended load capacitor (C<sub>L</sub>) values. The external oscillator requires external load capacitors when operating from 8 MHz to 16 MHz. Account for on-chip stray capacitance (C<sub>S\_EXTAL</sub>/C<sub>S\_XTAL</sub>) and PCB capacitance when selecting a load capacitor value. When operating at 20 MHz/40 MHz, the integrated load capacitor value is selected via S/W to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- Amplitude on the EXTAL pin after startup is determined by the ALC block, i.e., the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid over-driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- 10. I<sub>XTAL</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2-3 mA range and is dependent on the load and series resistance of the crystal. Test circuit is shown in *Figure 9*. The ALC block is the Automatic Level Control Circuit. The function of the ALC is to provide high drive current during oscillator startup, but reduce current after oscillation in order to reduce power, distortion, and RFI, and to avoid overdriving the crystal.



Figure 8. Crystal/Resonator Connections



load_cap_sel[4:0] from DCF record	Capacitance offered on EXTAL/XTAL (Cx and Cy) <sup>(1)</sup> (pF)
00000	1.032
00001	1.976
00010	2.898
00011	3.823
00100	4.751
00101	5.679
00110	6.605
00111	7.536
01000	8.460
01001	9.390
01010	10.317
01011	11.245
01100	12.173
01101	13.101
01110	14.029
01111	14.957

Table 30. Selectable load capacitance

1. Values are determined from simulation with a tolerance of  $\pm 15\%$ .







# 4.17 Internal RC oscillator (16 MHz) electrical characteristics

The device provides a 16 MHz internal RC oscillator. This is used as the default clock at the power-up of the device.

Symbol		с	Parameter	Conditions		Unit		
Symbo	Symbol		Falameter	Conditions	Min	Тур	Max	Unit
f <sub>Target</sub>	CC	D	IRC target frequency	—	—	16	—	MHz
δf <sub>var_noT</sub>	сс	Ρ	IRC frequency variation across temperature and voltage	_	-6	_	+6	%
$\delta f_{var\_SW}$		Т	IRC software trimming accuracy	Trimming temperature	-0.5	—	+0.5	%
t <sub>start_noT</sub>	сс	Т	Startup time to reach within $f_{var_noT}$	Factory trimming already applied		_	5	μs

#### Table 31. Internal RC oscillator electrical specifications



### 4.18 ADC electrical characteristics

### 4.18.1 Introduction

The device provides a 12-bit Successive Approximation Register (SAR) analog-to-digital converter.







### 4.18.2 ADC electrical characteristics

Figure 11 shows the input equivalent circuit for 12-bit SAR channel.



### Figure 11. Input equivalent circuit (12- bit SAR)

### Table 32. ADC input leakage current

Symbol		Parameter		Va	Unit		
Oyin		i arameter		Min	Max	Unit	
L	сс	Input leakage current, two ADC channels input	T <sub>j</sub> < 40 °C	No current injection	—	70	nA
ILKG		with weak pull-up and weak pull-down	T <sub>j</sub> < 150 °C	on adjacent pin	—	220	ПА

### Table 33. ADC pin specification<sup>(1),(2)</sup>

Symbol	Symbol		Parameter	Conditions	Val	Unit	
Symbol		С	Faiametei	Conditions	Min	Max	Onic
I <sub>LKG</sub>	CC		Input leakage current, two ADC channels on input-only pin.	See Table 14: I/O input DC electrical characteristics, parameter I <sub>LKG</sub>	_		
I <sub>INJ1,2</sub>	Т	_	Maximum DC injection current for analog pad during overload condition.	Per pin, applies to all analog pins.	-3 3		mA
C <sub>P1</sub>	С	D	Digital input capacitance	—	—	10	pF
C <sub>P2</sub>	СС	D	Internal routing capacitance	SAR12-bit channels	_	1	pF



Symbol	Symbol		Parameter	Conditions	Va	Unit	
Symbol		С	Parameter	Conditions	Min	Max	Unit
CS	CC	D	SAR ADC sampling capacitance SARn 12bit		—	5	pF
R <sub>SWn</sub>	CC	D	Analog switches resistance	SAR 12-bit channels	—	1.8	kΩ
R <sub>AD</sub>	СС	D	ADC input analog switches resistance			0.8	kΩ
R <sub>CMSW</sub>	CC	D	Common mode switch resistance	sum of the two	—	9	kΩ
R <sub>CMRL</sub>	СС	D	Common mode resistive ladder	resistances			kΩ
A <sub>BGAP</sub>	СС	D	ADC digital bandgap accuracy		-1.5	+1.5	%

Table 33. ADC pin specification<sup>(1),(2)</sup> (continued)

1. Specifications in this table apply to both packaged parts and Known Good Die (KGD) parts, except where noted.

2. All specifications in this table valid for the full input voltage range for the analog inputs.

		•	<b>D</b>		Valu	е	
Symbol		С	Parameter	Conditions	Min	Max	Unit
V <sub>IN</sub>	SR		ADC input signal	$0 < V_{IN} < V_{DD_HV_IO}$	V <sub>SS_HV_ADR</sub> <sup>(1)</sup>	V <sub>REFH_ADC</sub>	V
f <sub>ADCK</sub>	SR	Ρ	Clock frequency	—	7.5	12	MHz
t <sub>ADCPRECH</sub>	SR	Т	ADC precharge time	—	83	—	ns
V <sub>PRECH</sub>	SR	D	Precharge voltage	—	—	0.25	V
ΔV <sub>INTREF</sub>	сс	Ρ	Internal reference voltage precision	Applies to all internal reference points (V <sub>SS_HV_ADR</sub> , 1/3 * V <sub>REFH_ADC</sub> , 2/3 * V <sub>REFH_ADC</sub> , V <sub>REFH_ADC</sub> )	-0.20	0.20	V
t <sub>ADCSAMPLE</sub>	SR	Ρ	ADC sample time	SAR – 12-bit configuration	0.5	—	μs
	00	Ρ	ADC evaluation time	12-bit configuration (12 clock cycles)	1.000	—	
<sup>t</sup> ADCEVAL	SR	D		10-bit configuration (10 clock cycles)	0.833		μs
I <sub>ADCREFH</sub> <sup>(2)</sup>	сс	С	ADC high reference current (average across all codes)	Run mode	_	15	μA
				Power Down mode	—	1	
		_	V <sub>DD_HV_ADC_TSENS</sub>	Run mode	—	4.0	
IADCVDD	СС	Ρ	power supply current	Power Down mode		0.04	mA
<b>T</b> 115	00	-	Total unadjusted	V <sub>REFH_ADC</sub> > 3 V	-6	6	LSB
TUE <sub>12</sub>	СС	Т	error in 12-bit configuration	3 V > V <sub>REFH_ADC</sub> > 2 V	-9	9	(12b)

#### Table 34. ADC conversion characteristics



Symbol		с	Deremeter	Conditions	Valu	le	Unit				
Symbol		C	Parameter	Conditions	Min	Max	Unit				
		D		V <sub>IN</sub> < V <sub>DD_HV_ADC_TSENS</sub> V <sub>REFH_ADC</sub> <sup>-</sup> V <sub>DD_HV_ADC_TSENS</sub> ∈ [0:25 mV]	_	±1					
		D		V <sub>IN</sub> < V <sub>DD_HV_ADC_TSENS</sub> V <sub>REFH_ADC</sub> − V <sub>DD_HV_ADC_TSENS</sub> ∈ [25:50 mV]	_	±2.0					
		D		V <sub>IN</sub> < V <sub>DD_HV_ADC_TSENS</sub> V <sub>REFH_ADC</sub> <sup>−</sup> V <sub>DD_HV_ADC_TSENS</sub> <sup>∈</sup> [50:75 mV]	_	±3.5					
		D	V <sub>IN</sub> < V <sub>DD_HV_ADC_TSENS</sub> V <sub>REFH_ADC</sub> − V <sub>DD_HV_ADC_TSENS</sub> ∈ [75:100 mV]	_	±6.0						
∆TUE <sub>12</sub>	сс	сс	сс	D	TUE degradation due to V <sub>REFH_ADC</sub> offset with respect to V <sub>DD_HV_ADC_TSENS</sub>	V <sub>DD_HV_ADC_TSENS</sub> < V <sub>IN</sub> < V <sub>REFH_ADC</sub> V <sub>REFH_ADC</sub> − V <sub>DD_HV_ADC_TSENS</sub> ∈ [0:25 mV]	_	±2.5	LSB (12b)		
		D		V <sub>DD_HV_ADC_TSENS</sub> < V <sub>IN</sub> < V <sub>REFH_ADC</sub> V <sub>REFH_ADC</sub> <sup>−</sup> V <sub>DD_HV_ADC_TSENS</sub> <sup>∈</sup> [25:50 mV]	_	±4.0					
	D						D V <sub>REFH_ADC</sub> V <sub>REFH_ADC</sub> -	V <sub>REFH_ADC</sub> − V <sub>DD_HV_ADC_TSENS</sub> ∈	_	±7.0	
			V <sub>DD_HV_ADC_TSENS</sub> < V <sub>IN</sub> < V <sub>REFH_ADC</sub> V <sub>REFH_ADC</sub> − V <sub>DD_HV_ADC_TSENS</sub> ∈ [75:100 mV]	_	±12.0						
DNL	сс	Ρ	Differential non- linearity	$V_{DD_{HV}ADC_{TSENS}} > 3.0 V$	-1	2	LSB (12b)				

Table 34. ADC conversion	characteristics	(continued)
--------------------------	-----------------	-------------

1.  $V_{SS\_HV\_ADR}$  is connected to exposed pad for the device.

2. The consumption values are given after power-up when steady state is reached. Extra consumption of up to 2 mA can be required during internal circuitry setup.



### 4.19 Temperature sensor

The following table describes the temperature sensor electrical characteristics.

Gumbal		0	Devenueter	Conditions		Value		Unit	
Symbol		С	Parameter	Conditions	Min	Тур	Max	onit	
—	CC	С	Temperature monitoring range	—	-40	_	165	°C	
T <sub>SENS</sub>	CC	Ρ	Sensitivity	_	_	5.18	_	mV/°C	
T <sub>ACC</sub>	CC	С	Accuracy	T <sub>J</sub> < 150 °C	-3	_	3	°C	
I <sub>TEMP_SENS</sub>	P_SENS CC C VDD_HV_ADC_TSENS power supply current					700	μΑ		

Table 35	. Temperature sensor	r electrical	characteristics
----------	----------------------	--------------	-----------------

### 4.20 JTAG interface timings

No.	Symbol		Parameter	Conditions	Min	Max	Unit
1	t <sub>JCYC</sub>	D	TCK cycle time	—	100	—	ns
2	t <sub>JDC</sub>	D	TCK clock pulse width (measured at $V_{DDC}/2$ )	—	40	60	%
3	t <sub>TCKRISE</sub>	D	TCK rise and fall times (40% - 70%)	—	_	3	ns
4	t <sub>TMSS</sub> , t <sub>TDIS</sub>	D	TMS, TDI data setup time	—	5	—	ns
5	t <sub>TMSH</sub> , t <sub>TDIH</sub>	D	TMS, TDI data hold time	—	5	_	ns
6	t <sub>DOV</sub>	D	TCK low to TDO data valid	—		30	ns
7	t <sub>TDOI</sub>	D	TCK low to TDO data invalid	—	0	—	ns
8	t <sub>TDOHZ</sub>	D	TCK low to TDO high impedance	—	_	30	ns
9	t <sub>BSDV</sub>	D	TCK falling edge to output valid	—	_	50	ns
10	t <sub>BSDVZ</sub>	D	TCK falling edge to output valid out of high impedance	—		50	ns
11	t <sub>BSDHZ</sub> D TCK falling edge to output high impedance		—	_	50	ns	
12	t <sub>BSDST</sub> D Boundary scan input valid to TCK rising edge		—	50	—	ns	
13	t <sub>BSDHT</sub>	D	TCK rising edge to boundary scan input invalid	—	50	_	ns

#### Table 36. JTAG pin AC electrical characteristics





# Figure 13. JTAG test access port timing







Figure 14. JTAG boundary scan timing

#### **DSPI CMOS** master mode timing 4.21

#### **Classic timing** 4.21.1

### Table 37. DSPI CMOS master classic timing (full duplex and output only) – MTFE = $0^{(1)}$

#	Symbol C		с	Characteristic	Condition		Value <sup>(2)</sup>		Unit											
#	# Symbol	C	Characteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit												
1	t			SCK cycle time	SCK drive strength															
'	<sup>t</sup> SCK	00		SCK Cycle line	Very strong	25 pF	75	—	ns											
2	+	сс	; D												PCS to SCK delay	SCK and PCS drive strength				
2	<sup>2</sup> t <sub>CSC</sub>	CC		F CS to SCK delay	Very strong	25 pF	50		ns											



	Table 37. DSPI CMOS master classic timing (full duplex and output only) – MTFE = $0^{17}$																						
#	Sym	hal	С	Characteristic	Cond	ition	Value <sup>(2)</sup>		Unit														
#	Sym	001	C	Characteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit														
					SCK and PCS drive strength																		
3	t <sub>ASC</sub>	СС	D	After SCK delay	Very strong	PCS = 0 pF SCK = 50 pF	53	—	ns														
4	t	сс	D	SCK duty cycle <sup>(4)</sup>	SCK drive streng	th																	
4	t <sub>SDC</sub>	00			Very strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> - 2	$^{1}/_{2}t_{SCK} + 2$	ns														
5	+			PCSx to PCSS	PCS and PCSS of	drive strength																	
5	t <sub>PCSC</sub>		U	U		time <sup>(5)</sup>	Very strong	25 pF	25	—	ns												
6	+	<u> </u>		PCSS to PCSx	PCS and PCSS of	drive strength																	
0	t <sub>PASC</sub>	CC D		time <sup>(5)</sup>	Very strong	25 pF	25	—	ns														
					SIN set	up time																	
7	+ .	<u> </u>	П	SIN setup time to	SCK drive strength																		
l '	t <sub>SUI</sub>	00	D	D	D	D	D	D		D	D	D	D	C D	CC D	CC D	C D	SCK <sup>(6)</sup>	Very strong	25 pF	32	—	ns
					SIN hol	d time																	
8	+	сс	П	SIN hold time from	SCK drive streng	th																	
0	t <sub>HI</sub>	CC				CC D		SCK <sup>(6)</sup>	Very strong	0 pF	0	—	ns										
				S	OUT data valid tim	e (after SCK ed	ge)																
9	taura	сс	D	SOUT data valid	SOUT and SCK	drive strength																	
9	t <sub>SUO</sub>			time from SCK <sup>(7)</sup>	Very strong	25 pF	—	5	ns														
				S	OUT data hold tim	e (after SCK edo	ge)																
10	tur	<u> </u>		SOUT data hold	SOUT and SCK	drive strength																	
	t <sub>HO</sub>				time after SCK <sup>(7)</sup>	Very strong	25 pF	2		ns													

### Table 37. DSPI CMOS master classic timing (full duplex and output only) – MTFE = $0^{(1)}$

1. Protocol clock is 40 MHz and all pads are configured as very strong.

2. All timing values for output signals in this table are measured to 50% of the output voltage.

3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

4. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

5. PCSx and PCSS using same pad configuration.

6. Input timing assumes an input slew rate of 1 ns (10% - 90%) and uses TTL / Automotive voltage thresholds.

7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.





Figure 15. DSPI CMOS master mode – classic timing, CPHA = 0









### Figure 17. DSPI PCS strobe (PCSS) timing (master mode)

### 4.21.2 Modified timing

# Table 38. DSPI CMOS master modified timing (full duplex and output only) – MTFE = $1^{(1)}$

					Condi	ition	Value <sup>(2</sup>	?)														
#	Syml	ool	С	Characteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Max	Unit													
1	<b>t</b>	сс		SCK cycle time	SCK drive strength			<u>.</u>														
	t <sub>SCK</sub>			SCK Cycle line	Very strong	25 pF	50	—	ns													
2	+	сс	П	PCS to SCK delay	SCK and PCS d	rive strength																
2	tcsc	00		FCS to SCR delay	Very strong	25 pF	50	—	ns													
					SCK and PCS d	rive strength																
3	t <sub>ASC</sub>	СС	D	D	D	D	D	D	After SCK delay	Very strong	PCS = 0 pF SCK = 50 pF	53	—	ns								
4	4	сс	П	SCK duty cycle <sup>(4)</sup>	SCK drive streng	gth																
4	t <sub>SDC</sub>	CC			Very strong	0 pF	<sup>1</sup> / <sub>2</sub> t <sub>SCK</sub> - 2	$^{1}/_{2}t_{SCK} + 2$	ns													
	PCS strobe timing																					
5	taaaa	сс	D	PCSx to PCSS	PCS and PCSS	drive strength																
5	t <sub>PCSC</sub>	00		time <sup>(5)</sup>	Very strong	25 pF	25	_	ns													
6	taxaa	CC	D	D	C D	CC D	сс р	сс р	CC D	CC D	сс р	сс р	CC D	CC D	CC D		PCSS to PCSx	PCS and PCSS	drive strength			
0	t <sub>PASC</sub>															time <sup>(5)</sup>	Very strong	25 pF	25	_	ns	
					SIN setu	ıp time																
7	t	сс	D	SIN setup time to	SCK drive streng	gth																
'	t <sub>SUI</sub>	00		SCK	Very strong	25 pF	20		ns													
					SIN hol	d time																
8	t <sub>HI</sub>	сс	D	SIN hold time from	SCK drive streng	gth																
0	ЧI	00		SCK	Very strong	0 pF	0	_	ns													
				SC	OUT data valid tim	e (after SCK ed	ge)															
9	t	сс	D	SOUT data valid	SOUT and SCK	drive strength																
3	t <sub>SUO</sub>			time from SCK	Very strong	25 pF		6	ns													



# Table 38. DSPI CMOS master modified timing (full duplex and output only) – $MTFE = 1^{(1)}$ (continued)

#	Sum	hal	0	Characteristic	Condi	tion	Value <sup>(2</sup>	2)	Unit				
#	Symbol		C	Characteristic	Pad drive <sup>(3)</sup>	Load (C <sub>L</sub> )	Min	Мах	Unit				
	SC			SC	OUT data hold time	e (after SCK ed	ge)						
10	+							SOUT data hold	SOUT and SCK	drive strength			
10	ιHO	CC D	CC							time after SCK	Very strong	25 pF	2

1. Protocol clock is 40 MHz and all pads are configured as very strong.

2. All timing values for output signals in this table are measured to 50% of the output voltage.

3. Timing is guaranteed to same drive capabilities for all signals, mixing of pad drives may reduce operating speeds and may cause incorrect operation.

4. t<sub>SDC</sub> is only valid for even divide ratios. For odd divide ratios the fundamental duty cycle is not 50:50. For these odd divide ratios cases, the absolute spec number is applied as jitter/uncertainty to the nominal high time and low time.

5. PCSx and PCSS using same pad configuration.



Figure 18. DSPI CMOS master mode - modified timing, CPHA = 0





Figure 19. DSPI CMOS master mode – modified timing, CPHA = 1

### Figure 20. DSPI PCS strobe (PCSS) timing (master mode)



# 5 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



## 5.1 eTQFP64 package information



Figure 21. eTQFP64 package outline

64/75



			Dime	nsions			
Symbol		Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
A <sup>(2)</sup>	_	_	1.2	_	_	0.047	
A1 <sup>(3)</sup>	0.05		0.15	0.002	—	0.006	
A2 <sup>(2)</sup>	0.95	1.00	1.05	0.037	0.039	0.041	
b <sup>(4), (5)</sup>	0.17	0.22	0.27	0.007	0.009	0.0106	
b1 <sup>(5)</sup>	0.17	0.2	0.23	0.007	0.0079	0.0091	
c <sup>(5)</sup>	0.9	—	0.2	0.0354	—	0.0079	
c1 <sup>(5)</sup>	0.9	—	0.16	0.0354	_	0.0062	
D <sup>(6)</sup>		12		0.4724			
D1 <sup>(7), (8)</sup>		10		0.3937 <sup>(2), (5)</sup>			
D2 <sup>(9)</sup>	_	—	4.98	_	_	0.1961	
D3 <sup>(10)</sup>	3.29	_	_	0.1295	_	_	
е		0.5	L	0.0197			
E <sup>(6)</sup>		12		0.4724			
E1 <sup>(7), (8)</sup>		10			0.3937		
E2 <sup>(9)</sup>	_	_	4.98	_	_	0.1961	
E3 <sup>(10)</sup>	3.29	—	—	0.1295	—	—	
L	0.45	0.6	0.75	0.0177	0.0236	0.0295	
L1		1			0.0394	1	
N		64			2.5197		
R1	0.08	_	—	0.0031	_	_	
R2	0.08	—	0.2	0.0031	_	0.0079	
S	0.2	—	_	0.0079	_	—	

#### Table 39. eTQFP64 package mechanical data

1. Values in inches are converted from mm and rounded to 3 decimal digits.

2. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

3. A1 is defined as the distance from the seating plane to the lowest point on the package body.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.

5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

6. To be determined at setting datum plane C.

7. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are Maximum plastic body size dimensions including mold mismatch.

8. The Top package body size may be smaller than the bottom package size by much as 0.15 mm.

9. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located. It includes all metal protrusions from exposed pad itself.



- 10. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- Note: TQFP stands for Thin Quad Flat Package.

# 5.2 eTQFP100 package information



#### Figure 22. eTQFP100 package outline



#### Package information

				ensions			
Symbol		Millimeters			Inches <sup>(1)</sup>		
	Min.	Тур.	Max.	Min.	Тур.	Max.	
A <sup>(2)</sup>	—	—	1.2	—	—	0.0472	
A1 <sup>(3)</sup>	0.05	—	0.15	0.019	—	0.0059	
A2 <sup>(2)</sup>	0.95	1.00	1.05	0.0374	0.0394	0.0413	
b <sup>(4), (5)</sup>	0.17	0.22	0.27	0.0067	0.0087	0.0106	
b1 <sup>(5)</sup>	0.17	0.2	0.23	0.0067	0.0079	0.0091	
c <sup>(5)</sup>	0.09	—	0.2	0.0035	—	0.0079	
c1 <sup>(5)</sup>	0.09	—	0.16	0.0035	—	0.0063	
D <sup>(6)</sup>		16			0.6299		
D1 <sup>(7), (8)</sup>		14		0.5512			
D2 <sup>(9)</sup>	—	—	5.67	—	—	0.2232	
D3 <sup>(10)</sup>	4.0	—	_	0.1575	—	—	
E <sup>(6)</sup>		16			0.6299		
E1 <sup>(7), (8)</sup>		14			0.5512		
E2 <sup>(9)</sup>	—	—	5.67	—	—	0.2232	
E3 <sup>(10)</sup>	4.0	—		0.1575	—	—	
е		0.5			0.0197		
L <sup>(11)</sup>	0.45	0.6	0.75	0.0178	0.0236	0.0295	
L1	1				0.0394		
aaa <sup>(12), (13)</sup>	0.2			0.0079			
bbb <sup>(12), (13)</sup>		0.2		0.0079			
ccc <sup>(12), (13)</sup>		0.08			0.0031		

#### Table 40. eTQFP100 package mechanical data

1. Values in inches are converted from millimeters (mm) and rounded to four decimal digits.

2. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.

3. A1 is defined as the distance from the seating plane to the lowest point on the package body.

4. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.

5. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.

6. To be determined at setting datum plane C.

7. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.

8. The Top package body size may be smaller than the bottom package size by much as 0.15 mm.

- 9. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located. It includes all metal protrusions from exposed pad itself.
- 10. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.



11. L dimension is measured at gauge plane at 0.25 above the seating plane.

12. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.

13. Tolerance.

Note: TQFP stands for Thin Quad Flat Package.



# 6 Ordering information



#### Figure 23. Ordering information scheme

1. Refer to technical note "SPC570S family - High Temperature "D" Grade (DocID031416 - TN1262)" for specification limitation applying for this temperature range to this specification.



# 7 Revision history

Date	Revision	Changes
08-Apr-2013	1	Initial release
21-Sep-2013	2	Updated Disclaimer
03-Jun-2014	3	Updated the tables in Section 3.2.4: Pin multiplexing, Section 3.3: Package pads/pins and Section 4.9.3: I/O output DC characteristics Updated Table 5: Parameter classifications Updated Table 25: Flash memory program and erase specifications
12-Jun-2014	4	Changed timing values in Table 25: Flash memory program and erase specifications Added Table 26: Flash memory Life Specification
26-Mar-2015	5	Throughout the document: - Editorial and formatting updates - Changed device name from SPC570S40Ex to SPC570S - Used slow/medium/fast/veryfast to describe pad strength - Replaced all occurrences of PLL by PLL0 and FMPLL by PLL1 - Renamed V <sub>DD_HV_OSC</sub> as V <sub>DD_HV_OSC_PMC</sub> - Renamed V <sub>DD_HV_ADV</sub> and V <sub>DD_ADC_TSENS</sub> as V <sub>DD_HV_ADC_TSENS</sub> - Renamed V <sub>DD_HV_ADR</sub> as V <sub>REFH_ADC</sub> - Renamed V <sub>DD_HV_IO_MAIN</sub> and V <sub>DD_HV_IO_JTAG</sub> as V <sub>DD_HV_IO</sub> - Renamed V <sub>SS_HV_IO</sub> as V <sub>SS</sub> Clarified descriptions of <i>Figure</i> 6: <i>Noise filtering on reset signal</i> Removed subsections of <i>Section</i> 3.2: <i>Pin descriptions</i> with referral to the "Signal description" chapter in the devices' reference manual Added Section 4.4: Electromagnetic compatibility (EMC) Added Section 4.5: Electrostatic discharge (ESD) Added Section 4.11: Power management electrical characteristics Added Section 4.12: PMU monitor specifications Added Section 4.16: External oscillator (XOSC) electrical characteristics Added Section 4.12: DSPI CMOS master mode timing Added Section 4.21: DSPI CMOS master mode timing Added Section 4.21: DSPI CMOS master mode timing Added Table 2: SPC570S40Ex, SPC570S50Ex device configuration differences Table 6: Absolute maximum ratings - Added condition for t <sub>XRAY</sub> - Removed T <sub>J</sub> - Updated footnote 1. and parameter descriptions for <i>IINJD</i> and <i>IINJA</i>

#### Table 41. Document revision history



		Table 41. Document revision history (continued)	
Date	Revision	Changes	
26-Mar-2015	5	Table 9: Device operating conditions:         - Added: VDD_HV_OSC_PMC, VREFH_ADC - VDD_HV_ADC_TSENS, VIN, IMAXSEG         - Changed values for: VDD_HV_IO         - Updated parameter descriptions for: VREFH_ADC, VREFH_ADC - VDD_HV_ADC_TSENS         - Updated classification tags and footnotes for: VDD_HV_IO and VDD_HV_OSC_PMC         - Removed: VDD_LV         Table 14: I/O input DC electrical characteristics         - Added ILKG         - Changed values for: VIH, VIL, VHYST, VIHCMOS_H, VIHCMOS(2), VILCMOS_H(2), VILCMOS(2), VHYSCMOS         - Changed conditions for: VIH, VIL, CIN         - Removed 4.0 V < V_DD_HV_IO < 4.5 V conditions from the Automotive section	
23-Sep-2015	6	<ul> <li>Added footnotes for VSS_HV_ADR and IADCREFH</li> <li>Table 6: Absolute maximum ratings: <ul> <li>Updated t<sub>XRAY</sub></li> <li>Table 12: Current consumption:</li> <li>Updated IDD information</li> <li>Added classification tag, Min Typ and Max columns</li> <li>Updated value of maximum consumption during boot time M/LBIST</li> <li>Tables 16, 17, 18, 19:</li> <li>Added classification tag, Min Typ and Max columns</li> <li>Table 23: Trimmed (PVT) values:</li> <li>Updated POR200 lower limit</li> <li>Removed "(pending silicon Qualification)" from the titles of Table 25 and Table 26</li> <li>Corrected Section 4.12.2: Power up/down sequencing</li> <li>Reverted to using weak/medium/strong/very strong to describe pad strength</li> </ul> </li> </ul>	

Table 41.	<b>Document revision</b>	history	(continued)



Date	Revision	Table 41. Document revision history (continued) ision Changes		
- 410				
		Throughout the document: – Editorial and formatting updates		
		Updated Cover Page		
		- The following "feature" is added:		
		"AEC-Q100 qualified."		
		- The following "feature" is updated: "Junction temperature range		
		-40 °C to 150 °C." to "Junction temperature range -40 °C to 150 °C (165 °C grade optional)."		
		Updated Table 1: SPC570Sx device feature summary (Family Superset Configuration)		
		<ul> <li>Added Junction Temperature value, "165 °C grade optional".</li> </ul>		
		<ul> <li>New footnote is added, "Refer to technical note "SPC570S family - High Temperature "D"specification limitation."</li> </ul>		
		Figure 1: Block diagram		
		<ul> <li>Added blocks "CMU_3" and "WKPU".</li> </ul>		
		Table 6: Absolute maximum ratings:		
		<ul> <li>Updated t<sub>XRAY</sub> to X-rays dose.</li> </ul>		
		Table 9: Device operating conditions		
		<ul> <li>Updated T<sub>J</sub> by adding a new value, "165 °C grade optional".</li> </ul>		
		<ul> <li>New footnote is added, "Refer to technical note "SPC570S family - High Temperature "D"specification limitation."</li> </ul>		
		Figure 7: Recommended parasitics on board		
31-Jan-2018	7	<ul> <li>Added VDD_HV_IO (ballast supply) (61, 95)</li> </ul>		
		Section 4.7: Thermal characteristics		
		<ul> <li>Added Table 11: Thermal characteristics for eTQFP100</li> </ul>		
		Section 4.11.1: Voltage regulator electrical characteristics		
		<ul> <li>Added a note "All 1.2 V pins should be shorted externally on board with minimum resistance and minimum inductance more than 5 mohm resistance and 0.5 nH inductance."</li> </ul>		
		Table 26: Flash memory Life Specification		
		<ul> <li>Updated all the parameters of "N<sub>DER16K</sub>" to "N<sub>DER8K</sub>"</li> </ul>		
		Updated Section 4.18.2: ADC electrical characteristics		
		– Added Figure 11: Input equivalent circuit (12- bit SAR)		
		– Added Table 33: ADC pin specification,		
		Table 40: eTQFP100 package mechanical data		
		<ul> <li>Updated the values of D2 and E2.</li> </ul>		
		Updated Section 4.18: ADC electrical characteristics		
		– Added Figure 11: Input equivalent circuit (12- bit SAR)		
		– Added Figure 33: ADC pin specification,		
		Figure 23: Ordering information scheme		
		<ul> <li>Updated the value of E1 (Package), "D= -40 to 140 °C" to "D= -40 to 140 °C" (165 °C junction temperature maximum)</li> </ul>		
		<ul> <li>Added a figure footnote "Refer to technical note "SPC570S family - High Temperature "D"for specification".</li> </ul>		



Date	Revision	Changes
31-Jan-2018	7 (contd.)	Updated Section 5.1: eTQFP64 package information – Figure 21: eTQFP64 package outline updated. – Figure 39: eTQFP64 package mechanical data updated. Updated Section 5.2: eTQFP100 package information – Figure 22: eTQFP100 package outline updated. Table 40: eTQFP100 package mechanical data updated.

### Table 41. Document revision history (continued)



#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved

