

TAB

## STD80N6F6

# Automotive-grade N-channel 60 V, 4.4 mΩ typ., 80 A STripFET™ F6 Power MOSFET in a DPAK package

Datasheet - production data



Order code	VDS	RDS(on) max.	ID
STD80N6F6	60 V	5 mΩ	80 A

- AEC-Q101 qualified
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

#### **Applications**

• Switching applications

### Description

This device is an N-channel Power MOSFET developed using the STripFET<sup>TM</sup> F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low R<sub>DS(on)</sub> in all packages.



DPAK



#### Table 1: Device summary

Order code	Marking Package Pack		Packaging
STD80N6F6	80N6F6	DPAK	Tape and reel

DocID023471 Rev 3

This is information on a product in full production.

#### Contents

### Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e mechanical data	9
	4.1	DPAK (TO-252) type A2 package information	10
	4.2	DPAK (TO-252) tape and reel mechanical data	13
5	Revisio	n history	15



### 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
Vds	Drain-source voltage	60	V	
V <sub>GS</sub>	Gate-source voltage	±20	V	
I <sub>D</sub> <sup>(1)</sup>	Drain current (continuous) at T <sub>c</sub> = 25 °C	80	А	
ID <sup>(1)</sup>	Drain current (continuous) at Tc= 100 °C	80	А	
IDM <sup>(2)</sup>	Drain current (pulsed)	320	А	
Ртот	Total dissipation at $T_c$ = 25 °C	120	W	
T <sub>stg</sub>	Storage temperature range			
Tj	Operating junction temperature range	- 55 to 175		

#### Notes:

<sup>(1)</sup>Current limited by package.

 $^{\left( 2\right) }$  Pulse width limited by safe operating area.

Table 3: Thermal data				
Symbol	Parameter	Value	Unit	
Rthj-case	Thermal resistance junction-case	1.25	°C/W	
Rthj-pcb <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W	

#### Notes:

 $^{(1)}\!When$  mounted on a 1-inch² FR-4 board, 2oz Cu.



### 2 Electrical characteristics

(T<sub>c</sub> = 25 °C unless otherwise specified).

Table 4: Static						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60			V
	Zara gata valtaga drain	$V_{GS} = 0 V, V_{DS} = 60 V$			1	μA
IDSS	IDSS Zero gate voltage drain current	$V_{GS} = 0 V, V_{DS} = 60 V,$ $T_j = 125 °C (1)$			100	μA
I <sub>GSS</sub>	Gate-body leakage current	$V_{DS} = 0 V, V_{GS} = \pm 20 V$			±100	nA
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS}$ = $V_{GS}$ , $I_D$ = 250 $\mu$ A	3		4.5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 40 A		4.4	5	mΩ

#### Notes:

 $\ensuremath{^{(1)}}\ensuremath{\mathsf{Defined}}$  by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	8325	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 25 V, f = 1 MHz,	-	500	-	pF
Crss	Reverse transfer capacitance	V <sub>GS</sub> = 0 V	-	400	-	pF
Qg	Total gate charge	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 80 \text{ A}, \text{ V}_{GS} = 0$	-	147	-	nC
Q <sub>gs</sub>	Gate-source charge	to 10 V (see Figure 14: "Test circuit for	-	44	-	nC
$Q_gd$	Gate-drain charge	gate charge behavior")	-	46	-	nC

#### Table 5: Dynamic

#### Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DD} = 30 \text{ V}, \text{ I}_{D} = 40 \text{ A},$	-	40	-	ns
tr	Rise time	$R_G = 4.7 \Omega$ , V <sub>GS</sub> = 10 V (see Figure 13: "Test circuit for	-	71	-	ns
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	132	-	ns
tr	Fall time	and Figure 18: "Switching time waveform")	-	40	-	ns

#### Electrical characteristics

_	Table 7: Source-drain diode						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
I <sub>SD</sub> <sup>(1)</sup>	Source-drain current		-		80	А	
I <sub>SDM</sub> <sup>(2)</sup>	Source-drain current (pulsed)		-		320	А	
Vsd <sup>(3)</sup>	Forward on voltage	$V_{GS}$ = 0 V, $I_{SD}$ = 80 A	-		1.3	V	
trr	Reverse recovery time	recovery time $I_{SD} = 80 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$		46		ns	
Qrr	Reverse recovery charge	$V_{DD} = 48 \text{ V}, \text{ T}_{j} = 150 ^{\circ}\text{C}$ (see Figure 15: "Test circuit for	-	65		nC	
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	2.8		A	

#### Notes:

<sup>(1)</sup> Current limited by package.

<sup>(2)</sup> Pulse width limited by safe operating area.

 $^{(3)}$  Pulsed: pulse duration = 300  $\mu s,$  duty cycle 1.5%.











DocID023471 Rev 3



#### STD80N6F6

57

#### **Electrical characteristics**







DocID023471 Rev 3

### 3 Test circuits







DocID023471 Rev 3



### 4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



Package mechanical data

### 4.1 DPAK (TO-252) type A2 package information

Figure 19: DPAK (TO-252) type A2 package outline



#### STD80N6F6

#### Package mechanical data

Table 8: DPAK (TO-252) type A2 mechanical data				
Dim.		mm		
Dim.	Min.	Тур.	Max.	
A	2.20		2.40	
A1	0.90		1.10	
A2	0.03		0.23	
b	0.64		0.90	
b4	5.20		5.40	
с	0.45		0.60	
c2	0.48		0.60	
D	6.00		6.20	
D1	4.95	5.10	5.25	
E	6.40		6.60	
E1	5.10	5.20	5.30	
е	2.16	2.28	2.40	
e1	4.40		4.60	
Н	9.35		10.10	
L	1.00		1.50	
L1	2.60	2.80	3.00	
L2	0.65	0.80	0.95	
L4	0.60		1.00	
R		0.20		
V2	0°		8°	



#### Package mechanical data

#### STD80N6F6







### DPAK (TO-252) tape and reel mechanical data









	Table 9: DPAK (TO-252) tape and reel mechanical data				
	Таре			Reel	
Dim	n	nm	Dim	n	ım
Dim.	Min.	Max.	Dim.	Min.	Max.
A0	6.8	7	A		330
B0	10.4	10.6	В	1.5	
B1		12.1	С	12.8	13.2
D	1.5	1.6	D	20.2	
D1	1.5		G	16.4	18.4
E	1.65	1.85	N	50	
F	7.4	7.6	Т		22.4
K0	2.55	2.75			
P0	3.9	4.1	Base	e qty.	2500
P1	7.9	8.1	Bulk	k qty.	2500
P2	1.9	2.1			
R	40				
Т	0.25	0.35			
W	15.7	16.3			

Table 9: DPAK (TO-252) tape and reel mechanical data



### 5 Revision history

Table 10: Document revision history

Date	Revision	Changes
08-Aug-2012	1	Initial release.
17-Jan-2014	2	<ul> <li>Document status promoted from preliminary to production data</li> <li>Modified: title</li> <li>Modified: Features</li> <li>Added: note 1 in cover page</li> <li>Modified: RDS(on)max and ID values in cover page</li> <li>Modified: Derating factor value in Table 2</li> <li>Modified: RDS(on) values in Table 4</li> <li>Modified: ID and the entire typical values in Table 5, 6 and 7</li> <li>Added: Section 2.1: Electrical characteristics (curves)</li> <li>Updated: Section 3: Package mechanical data</li> <li>Minor text changes</li> </ul>
23-May-2017	3	Modified title and features on cover page. Modified <i>Table 3: "Thermal data"</i> . Modified <i>Section 4: "Package mechanical data"</i> . Minor text changes.



#### IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

