


Rad-hard adjustable positive voltage regulator



FLAT-16

SMD5C:
5-connection SMD

Features

- Operating input voltage from 3 V to 12 V
- Adjustable output voltage
- 3 A maximum guaranteed output current in SMD5C package, 2 A in FLAT-16
- Very low dropout voltage: 350 mV typ. @ 400 mA
- Embedded overtemperature and overcurrent protection
- Adjustable overcurrent limitation
- Very low noise: 40 μ V_{RMS} (10 Hz-100 kHz)
- Output overload monitoring/signalling
- Inhibit (ON/OFF) TTL-compatible control
- Programmable output short-circuit current
- Remote sensing operation
- Low quiescent current: 1.5 mA typ. @ no load, 150 μ A in shutdown
- Rad-hard: guaranteed up to 300 krad Mil Std 883E Method 1019.6 high dose rate and 0.01 rad/s in ELDRS conditions
- Heavy ion, SEL immune.

Description

The RHFL4913A is a high-performance adjustable positive voltage regulator, able to provide 2 A of maximum current in FLAT-16 package (3 A in the SMD5C package) from an input voltage ranging from 3 V to 12 V, with a typical dropout voltage of 350 mV.


The RHFL4913A features exceptional radiation performances. It is tested in accordance with Mil Std 883E Method 1019.6, in ELDRS conditions. The device is available in the FLAT-16 and the SMD5C hermetic ceramic package, and the QML-V die is suitable for harsh environments. It operates with an input supply of up to 12 V. The RHFL4913A is QML-V qualified, DSCC SMD #5962F02524.

Maturity status link

[RHFL4913A](#)

1 Diagram


Figure 1. Block diagram



AMG081120161300MT

2 Pin configuration

Figure 2. Pin configuration (top view for FLAT-16, bottom view for SMD5C)



AMG081120161301MT

Table 1. Pin description

Pin name	FLAT-16 ⁽¹⁾	SMD5C ⁽²⁾
V _O	1, 2, 6, 7	1
V _I	3, 4, 5	4
GND	13	5
I _{SC}	8	
OCM	10	
INHIBIT	14	3
ADJ	15	2
NC	9, 11, 12, 16	

1. The upper metallic package lid and the bottom metallization are neither connected to regulator die nor to package terminals, hence electrically floating.
2. The upper metallic package lid is neither connected to regulator die nor to package terminals, hence electrically floating.

3 Maximum ratings

Table 2. Recommended maximum operating ratings

Symbol	Parameter	Value	Unit
V_I	DC input voltage, $V_I - V_{GND}$	12	V
V_O	DC output voltage range	1.23 to 9	V
V_{ADJ}	ADJ pin voltage	-0.3 to ($V_O + 0.3$)	V
V_{OCM}	Over current monitor pin voltage vs. GND	-0.3 to ($V_I + 0.3$)	V
V_{ISC}	Current limit pin voltage vs. GND	-0.3 to ($V_I + 0.3$)	V
$V_{INHIBIT}$	Inhibit pin voltage vs. GND	-0.3 to ($V_I + 0.3$)	V
I_O	Output current, RHFL4913KPA	2	A
I_O	Output current, RHFL4913SCA	3	
P_D	$T_C = 25^\circ\text{C}$ power dissipation	15	W
T_{STG}	Storage temperature range	-65 to $+150$	$^\circ\text{C}$
T_{OP}	Operating junction temperature range	-55 to $+150$	$^\circ\text{C}$
E_{SD}	Electrostatic discharge capability	Class 3	

Note: Exceeding maximum ratings may damage the device.

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R_{thJC}	Thermal resistance junction-case, FLAT-16 and SMD5C	8.3	$^\circ\text{C}/\text{W}$
T_{SOLD}	Maximum soldering temperature, 10 sec.	300	$^\circ\text{C}$

4 Electrical characteristics

$T_J = 25^\circ\text{C}$, $V_I = V_O + 2.5 \text{ V}$, $C_I = C_O = 1 \mu\text{F}$, unless otherwise specified.


Table 4. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_I	Operating input voltage	$I_O = 1 \text{ A}$, $T_J = -55 \text{ to } 125^\circ\text{C}$	3		12	V
V_O	Output voltage	$I_O = 1 \text{ A}$ for FLAT-16, 2 A for SMD5C, $V_O = V_{ADJ}$		1.19	1.23	1.27
		$I_O = 1 \text{ A}$ for FLAT-16, 2 A for SMD5C, $V_O = 9 \text{ V}$		8.7		9.3
I_{SHORT}	Output current limit ⁽¹⁾	Adjustable by mask/external resistor	1	4.5		A
$\Delta V_O/\Delta V_I$	Line regulation	$V_I = V_O + 2.5 \text{ V}$ to 12 V, $I_O = 5 \text{ mA}$, $T_J = +25^\circ\text{C}$		0.07	0.35	%
		$V_I = V_O + 2.5 \text{ V}$ to 12 V, $I_O = 5 \text{ mA}$, $T_J = -55^\circ\text{C}$		0.05	0.4	
		$V_I = V_O + 2.5 \text{ V}$ to 12 V, $I_O = 5 \text{ mA}$, $T_J = +125^\circ\text{C}$		0.1	0.4	
		$V_I = 3 \text{ V}$ to 12 V, $I_O = 5 \text{ mA}$, $T_J = -55^\circ\text{C}$ to $+125^\circ\text{C}$		0.1	0.5	
$\Delta V_O/\Delta I_O$	Load regulation	$V_I = V_O + 2.5 \text{ V}$, $I_O = 5$ to 400 mA, $T_J = +25^\circ\text{C}$		0.04	0.3	%
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 5$ to 400 mA, $T_J = -55^\circ\text{C}$		0.02	0.5	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 5$ to 400 mA, $T_J = +125^\circ\text{C}$		0.02	0.5	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 5 \text{ mA}$ to 1 A, $T_J = +25^\circ\text{C}$		0.08	0.5	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 5 \text{ mA}$ to 1 A, $T_J = -55^\circ\text{C}$		0.05	0.6	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 5 \text{ mA}$ to 1 A, $T_J = +125^\circ\text{C}$		0.04	0.6	
		$V_I = 3 \text{ V}$, $I_O = 5 \text{ mA}$ to 1 A, $T_J = -55^\circ\text{C}$ to $+125^\circ\text{C}$		0.1	0.7	
Z_{OUT}	Output impedance	$I_O = 100 \text{ mA DC}$ and 20 mA rms		100		mΩ

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_q	Quiescent current	$V_I = V_O + 2.5 \text{ V}$, $I_O = 5 \text{ mA}$, ON mode ($+25^\circ\text{C}$)		1.5	6	mA
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 30 \text{ mA}$, ON mode ($+25^\circ\text{C}$)		2.7	8	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 300 \text{ mA}$, ON mode ($+25^\circ\text{C}$)		11	25	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 1 \text{ A}$, ON mode ($+25^\circ\text{C}$)		32	60	
$I_{q(on)}$	Quiescent current ON mode	$V_I = V_O + 2.5 \text{ V}$, $I_O = 30 \text{ mA}$, (-55°C)		3	14	mA
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 300 \text{ mA}$, (-55°C)		15	40	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 1 \text{ A}$, (-55°C)		52	100	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 30 \text{ mA}$, ($+125^\circ\text{C}$)		3	8	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 300 \text{ mA}$, ($+125^\circ\text{C}$)		8	20	
		$V_I = V_O + 2.5 \text{ V}$, $I_O = 1 \text{ A}$, ($+125^\circ\text{C}$)		20	40	
$I_{q(off)}$	Quiescent current Shutdown mode	$V_I = V_O + 2 \text{ V}$, $V_{INH} = 2.4 \text{ V}$, OFF mode		0.15	1	mA

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
V_d	Dropout voltage	$I_O = 0 \text{ mA}, V_O = 2.5 \text{ V to } 9 \text{ V}$		130		mV
		$I_O = 400 \text{ mA}, V_O = 2.5 \text{ to } 9 \text{ V, (+25 } ^\circ\text{C)}$		350	450	
		$I_O = 400 \text{ mA}, V_O = 2.5 \text{ to } 9 \text{ V, (-55 } ^\circ\text{C)}$		300	400	
		$I_O = 400 \text{ mA}, V_O = 2.5 \text{ to } 9 \text{ V, (+125 } ^\circ\text{C)}$		450	550	
		$I_O = 1 \text{ A}, V_O = 2.5 \text{ to } 9 \text{ V, (+25 } ^\circ\text{C)}$		500	650	
		$I_O = 1 \text{ A}, V_O = 2.5 \text{ to } 9 \text{ V, (-55 } ^\circ\text{C)}$		400	550	
		$I_O = 1 \text{ A}, V_O = 2.5 \text{ to } 9 \text{ V, (+125 } ^\circ\text{C)}$		640	800	
		$I_O = 2 \text{ A}, V_O = 2.5 \text{ to } 9 \text{ V, (+25 } ^\circ\text{C)}$		750		
		$I_O = 2 \text{ A}, V_O = 2.5 \text{ to } 9 \text{ V, (+125 } ^\circ\text{C)}$		950		
$V_{INH(ON)}$	Inhibit voltage	$I_O = 5 \text{ mA}, T_J = -55 \text{ to } +125 \text{ } ^\circ\text{C}$			0.8	V
$V_{INH(OFF)}$	Inhibit voltage	$I_O = 5 \text{ mA}, T_J = -55 \text{ to } +125 \text{ } ^\circ\text{C}$	2.4			
SVR	Supply voltage rejection ⁽¹⁾	$V_I = V_O + 2.5 \text{ V} \pm 0.5 \text{ V}, V_O = 3 \text{ V}, I_O = 5 \text{ mA}$		60	70	dB
		$f = 120 \text{ Hz}$				
		$V_I = V_O + 2.5 \text{ V} \pm 0.5 \text{ V}, V_O = 3 \text{ V}, I_O = 5 \text{ mA}$		30	40	
		$f = 33 \text{ kHz}$				
I_{SH}	Shutdown input current	$V_{INH} = 5 \text{ V}$		15		μA
V_{OCM}	OCM pin voltage	Sinked $I_{OCM} = 24 \text{ mA active low}$		0.38		V
t_{PLH} t_{PHL}	Inhibit propagation delay ⁽¹⁾	$V_I = V_O + 2.5 \text{ V}, V_{INH} = 2.4 \text{ V}, I_O = 400 \text{ mA}, V_O = 3 \text{ V}$	ON-OFF		20	μs
			OFF-ON		100	μs
eN	Output noise voltage ⁽¹⁾	$B = 10 \text{ Hz to } 100 \text{ kHz}, I_O = 5 \text{ mA to } 2 \text{ A}$		40		μVrms

1. These values are guaranteed by design. For each application it is strongly recommended to comply with the maximum current limit of the package used.

Figure 3. Application diagram for remote sensing operation

AMG081120161302MT

5 Device description

The RHFL4913A adjustable voltage regulator contains a PNP type power element controlled by a signal resulting from an amplified comparison between the internal temperature-compensated band-gap and the fraction of the desired output voltage value obtained from an external resistor divider bridge. The device is protected by several functional blocks.

5.1 ADJ pin

The load output voltage feedback comes from an external resistor divider bridge mid-point connected to the ADJ pin (allowing all possible output voltage settings as per user requirements) established between load terminals.

5.2 Inhibit ON-OFF control

By setting the INHIBIT pin TTL high, the device switches off the output current and voltage. The device is ON when the INHIBIT pin is set low. Since the INHIBIT pin is pulled down internally, it can be left floating in cases where the inhibit function is not used.

5.3 Overtemperature protection

A temperature detector internally monitors the power element junction temperature. The device turns off when a temperature of approximately 175 °C is reached, returning to ON mode when back to approximately 135 °C. Combined with the other protection blocks, the device is protected from destructive junction temperature excursions in all load conditions. It should be noted that when the internal temperature detector reaches 175 °C, the active power element can be as high as 225 °C. Prolonged operation under these conditions far exceeds the maximum operating ratings and device reliability cannot be guaranteed.

5.4 Programmable overcurrent protection

An internal non fold-back short circuit limitation is set with $I_{SHORT} > 3.8$ A (V_O is 0 V). This value can be decreased via an external R_{SH} resistor connected between the I_{SC} and V_I pins, with a typical value range of 10 kΩ to 200 kΩ (refer to [Figure 44. Short circuit current vs. \$R_{SH}\$](#) and [Figure 45. Short circuit current vs. \$R_{SH}\$ \(zoom\)](#)). To maintain optimal V_O regulation, it is necessary to set I_{SHORT} 1.6 times greater than the maximum desired application I_O . When I_O reaches $I_{SHORT} - 300$ mA, the current limiter overrules the regulation, V_O starts to drop and the OCM flag is raised. When no current limitation adjustment is required, the I_{SC} pin must be left unbiased (as it is in 3 pin packages).

5.5 OCM pin

The OCM pin goes low when the current limit becomes active, otherwise $V_{OCM} = V_I$. It is buffered and can sink 10 mA. The OCM pin is internally pulled up by a 5 kΩ resistor.

6 Application information

To adjust the output voltage, the R2 resistor must be connected between the V_O and ADJ pins. The R1 resistor must be connected between ADJ and ground. Resistor values can be derived from the following formula:

$$V_O = V_{ADJ} (R1 + R2) / R1$$

The V_{ADJ} is typically 1.23 V, controlled by the internal temperature-compensated band gap block.

The minimum input voltage is 3 V. The RHFL4913A adjustable is functional as soon as the $V_I - V_O$ voltage difference is slightly above the power element saturation voltage. The adjust pin to ground resistor (R1) value must not be greater than 10 k Ω , in order to keep the output feedback error below 0.2 %. A minimum of 0.5 mA I_O must be set to ensure perfect no-load regulation. It is advisable to dissipate this current into the divider bridge resistor.

All available V_I pins, as well as all available V_O pins, should always be externally interconnected, otherwise the stability and reliability of the device cannot be guaranteed.

The inhibit function switches off the output current electronically, and therefore very quickly. According to Lenz's law, external circuitry reacts with Ldi/dt terms which can be of high amplitude in case somewhere a serial coil inductance exists. Large transient voltage would develop on both device terminals. It is advisable to protect the device with Schottky diodes to prevent negative voltage excursions. In the worst case, a 14 V Zener diode could protect the device input.

Since the RHFL4913A adjustable voltage regulator is manufactured with very high speed bipolar technology (6 GHz f_T transistors), the PCB layout must be designed with exceptional care, with very low inductance and low mutually coupling lines. Otherwise, high frequency parasitic signals may be picked up by the device resulting in system self-oscillation. The benefit is an SVR performance extended to far higher frequencies.

6.1

Output capacitor selection and stability.

The device has been designed for high stability and low dropout operation.

To ensure regulator stability, input and output capacitors with a minimum 1 μ F are mandatory. When large transient currents are expected, larger value capacitors are necessary. The detailed stability plane versus output capacitance and ESR is shown in [Figure 54. Stability plan \(\$V_{out} = V_{adj}\$ \)](#).

In the case of high current operation with short circuit events expected, caution must be exercised with regard to capacitors. They must be connected as close as possible to the device terminals. As some tantalum capacitors may permanently fail when subjected to high charge-up surge currents, it is recommended to decouple them with 470 nF polyester capacitors.

6.2

Remote sensing operation

A separate kelvin voltage sensing line provides the ADJ pin with exact load "high potential" information (see [Figure 3. Application diagram for remote sensing operation](#)). But variable remote load current consumption induces variable I_Q current (I_Q is roughly the I_O current divided by the h_{FE} of the internal PNP series power element) routed through the parasitic series line resistor RW2. To compensate for this parasitic voltage, resistor RW1 can be introduced to provide the necessary compensating voltage signal to the ADJ pin.

A ceramic or polyester 47nF C_{ADJ} capacitor between ADJ and V_{OUT} pins is recommended when the remote sensing technique is implemented.

6.3

FPGA power supply lines

Because FPGA devices are very sensitive to V_{DD} transients beyond a few % of their nominal supply voltage (usually 1.5 V), special attention must be given by supply lines designers to mitigate possible heavy ion disturbances. The worst case heavy ion effect can be summarized as: the RHFL4913 internal control loop being cut (made open) or short-circuited for a sub-microsecond duration. During such an event, the RHFL4913 power element can either provide excessive current or current supply stoppage to the output (V_{OUT}) for a duration of about one microsecond, after which time the RHFL4913 smoothly recovers to nominal operation.

According to the simulations, some very short SET (i.e. those having duration < 100 nsec) are dependent also on the stray inductances related to the PCB topology, especially those on the ground.

To mitigate these "transients", it is recommended to implement the RHFL4913 PCB layout as follows:

- Minimizing series/parallel parasitic inductances of the PCB path
- Using an effective grounding scheme with short connections to GND, such as a star-bus topology, whose board GND is at the GND force. The best solution is a ground plane.
- Using a low ESR 47 μF C_{OUT} filtering capacitor, with ESR lower than 30 $\text{m}\Omega$, together with a 470 nF ceramic capacitor in parallel (to reduce dynamic ESR)
- Implementing the SET mitigation circuit, by adding additional filtering components as described in [Figure 4. Baseline bias configuration with remote feedback](#) and [Figure 5. Local feedback configuration](#).

With this implementation, the ELDO simulated worst transient case shows no more than 90 mV deviation from the nominal line voltage value.

Additional details and suggestions regarding the application techniques aimed to mitigate the SET effects on a linear voltage regulator can be found in the AN2984 ("Minimizing the SET-related effects on the output of a voltage linear regulator, available on [www.st.com](#)).

Figure 4. Baseline bias configuration with remote feedback





Figure 5. Local feedback configuration



6.4

Notes on the 16-pin hermetic package

The bottom section of the 16-pin package is metallized in order to allow the user to directly solder the RHFL4913A onto PCB, no heat sink needed for enhanced heat removal.

This AlN ceramic package features a low thermal coefficient of expansion (TCE) significantly lower than the TCE of some PCBs. It is therefore recommended, especially when its bottom metallic dissipation plate is brazed (as opposed to glued), to carefully design the PCB (material, thickness, layout...) and the mounting process to secure that the package and the solder joint can sustain the worst case temperature cycling its must be qualified for (highest constraints are at lowest temperature). It is strongly recommended to make sure that the actual mounting is well covered by the qualified mounting process for each parameters (PCB material, thickness, layout, temperature profile...).

7

Typical characteristics

Figure 6. Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V)




Figure 7. Reference voltage vs. temp. ($V_{in} = 12$ V)




Figure 8. Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V, $I_{out} = 1$ A)




Figure 9. Reference voltage vs. temp. ($V_{in} = 12$ V, $I_{out} = 1$ A)




Figure 10. Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V, $I_{out} = 2$ A)




Figure 11. Reference voltage vs. temp. ($V_{in} = 12$ V, $I_{out} = 2$ A)










Figure 12. Line regulation vs. temperature

Figure 13. Load regulation vs. temp. ($I_{out} = 5 \text{ mA}$ to 400 mA)

Figure 14. Load regulation vs. temp. ($I_{out} = 5 \text{ mA}$ to 1 A)

Figure 15. Inhibit threshold vs. temperature

Figure 16. Output voltage vs. input voltage ($I_{out} = 0 \text{ mA}$, $T = 25^\circ\text{C}$ and $T = 125^\circ\text{C}$)

Figure 17. Output voltage vs. input voltage ($I_{out} = 0 \text{ mA}$, $T = 0^\circ\text{C}$ and $T = -55^\circ\text{C}$)


Figure 18. Output voltage vs. input voltage ($I_{out} = 3 A$, $T = 25^\circ C$ and $T = 125^\circ C$)




Figure 19. Output voltage vs. input voltage ($I_{out} = 3 A$, $T = 0^\circ C$ and $T = -55^\circ C$)




Figure 20. Quiescent current vs. temp. (no load)




Figure 21. Quiescent current vs. temp. ($I_{out} = 30$ mA)




Figure 22. Quiescent current vs. temp. ($I_{out} = 300$ mA)




Figure 23. Quiescent current vs. temp. ($I_{out} = 1$ A)




Figure 24. Quiescent current vs. temp. ($I_{out} = 2 A$)




Figure 25. Quiescent current vs. load current, ($V_{in} = V_{out} + 2.5 V$)




Figure 26. Quiescent current vs. load current, ($V_{in} = 12 V$)




Figure 27. Dropout voltage vs. temp. ($V_{out} = 3 V$, no load)




Figure 28. Dropout voltage vs. temp. ($V_{out} = 3 V$, $I_{out} = 400 mA$)




Figure 29. Dropout voltage vs. temp. ($V_{out} = 3 V$, $I_{out} = 1 A$)










Figure 30. Dropout voltage vs. temp. ($V_{out} = 3\text{ V}$, $I_{out} = 2\text{ A}$)

Figure 31. Dropout voltage vs. temp. ($V_{out} = 3\text{ V}$, $I_{out} = 3\text{ A}$)

Figure 32. Dropout voltage vs. load current ($V_{out} = 3\text{ V}$)

Figure 33. Dropout voltage vs. load current ($V_{out} = 9\text{ V}$)

Figure 34. SVR vs. frequency

Figure 35. SVR vs. load current








Figure 36. SVR vs. temperature

Figure 37. Output noise spectrum ($V_{\text{out}} = V_{\text{adj}}$)

Figure 38. Output noise spectrum ($V_{\text{out}} = V_{\text{adj}}$, $C_{\text{out}} = 1 \mu\text{F}$)

Figure 39. Output noise spectrum ($V_{\text{out}} = 9 \text{ V}$)

Figure 40. Output noise spectrum ($V_{\text{out}} = 9 \text{ V}$, $C_{\text{out}} = 1 \mu\text{F}$)

Figure 41. Short circuit current vs. dropout voltage ($T = 25^{\circ}\text{C}$)


Figure 42. Short circuit current vs. dropout voltage ($T = 125^\circ\text{C}$)




Figure 43. Short circuit current vs. dropout voltage ($T = -55^\circ\text{C}$)




Figure 44. Short circuit current vs. R_{SH}




Figure 45. Short circuit current vs. R_{SH} (zoom)




Figure 46. Enable turn-on/off ($V_{out} = 9\text{ V}$)




Figure 47. Enable turn-on/off ($V_{out} = 1.5\text{ V}$)











Figure 48. Turn-on time ($V_{out} = 1.5$ V)

Figure 49. Turn-on time ($V_{out} = 9$ V)

Figure 50. Inhibit propagation delay (Lo-Hi)

Figure 51. Inhibit propagation delay (Hi-Lo)

Figure 52. Line transient

Figure 53. Load transient



Figure 54. Stability plan ($V_{out} = V_{adj}$)

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

8.1 Flat-16 package information

Figure 55. FLAT-16 package outline




7450901_D

Table 5. FLAT-16 package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.42		2.88
b	0.38		0.48
c	0.10		0.18
D	9.71		10.11
E	6.71		7.11
E2	3.30	3.45	3.60
E3	0.76		
e		1.27	
L	6.35		7.36
Q	0.66		1.14
S1	0.13		

8.2

Figure 56. SMD5C package outline



7924296_E

Table 6. SMD5C package mechanical data

Dim.	mm		
	Min.	Typ.	Max.
A	2.99	3.15	3.30
A1	0.25	0.38	0.51
b	7.13	7.26	7.39
b1	4.95	5.08	5.21
b2	2.28	2.41	2.54
b3	2.92	3.05	3.18
D	13.71	13.84	13.97
D1	0.76		
E	7.39	7.52	7.65
e		1.91	

9 Ordering information

Table 7. Device summary

Order code	Generic SMD (1)	Quality	Package	Lead finish	Vin range	Iout (max)	Temperature range		
RHFL4913SCA1	5962F02524	Engineering model	SMD5C	Gold	3 to 12 Volt	3.0	-55 to 150 °C		
RHFL4913SCA07V		Flight model							
RHFL4913KPA1		Engineering model	Flat-16P	Gold		2.0			
RHFL4913KPA-01V		Flight model							
RHFL4913KPA-02V		Flight model		Solder Dip					

1. Standard microcircuit drawing

Table 8. Ordering information

Order code (1)	SMD pin	Quality level	Package	Lead finish	Marking (2)	Mass	Packing
RHFL4913SCA1	-	Engineering Model	SMD5C	Gold	RHFL4913SCA1	2.5 g	Strip pack
RHFL4913KPA1	5962F0252403VUC	QML-V			5962F0252403VUC		
RHFL4913KPA1	-	Engineering Model	Flat-16P	Gold	RHFL4913KPA1	0.6 g	
RHFL4913KPA-01V	5962F0252401VXC	QML-V			5962F0252401VXC		
RHFL4913KPA-02V	5962F0252401VXA	QML-V		Solder Dip	5962F0252401VXA		

1. Contact ST sales office for information about the specific conditions for:

- Products in die form
- Other quality levels
- Tape and reel packing

2. Specific marking only. The full marking includes in addition:

- For the engineering models : ST logo, date code, country of origin (FR)
- For ESCC flight parts : ST logo, date code, country of origin (FR), manufacturer code (CSTM), serial number of the part within the assembly lot

Table 9. Environmental characteristics

Parameter	Conditions	Value	Unit
Output voltage thermal drift	-55°C to +125°C	40	ppm/°C
Output voltage radiation drift	From 0 krad to 300 krad at 0.55 rad/s	8	ppm/krad
Output voltage radiation drift	From 0 krad to 300 krad, Mil Std 883E Method 1019.6	6	ppm/krad

Revision history

Table 10. Document revision history

Date	Revision	Changes
29-Oct-2004	3	New order codes added - Tables 4 and 5.
27-May-2005	4	Features, Tables 4, 5 and the Figure 1 has been updated. Add the Mechanical Data SOC-16.
08-Jun-2005	5	Mistake on Table 4 (Q.ty Level), Table 7 has been updated and add DIE Information.
30-Jan-2006	6	Added new package SMD5C and removed old package SOC-16.
26-Jan-2007	7	DIE Information and DIE Pad has been updated par. 6, pages 9 and 10.
23-Nov-2007	8	Pin information for the SMD5C package updated in Table 1; added section 6.3: FPGA power supply lines on page 10. Minor text changes.
22-Sep-2008	9	Modified Application information on page 9.
17-Nov-2008	10	Modified Table 8 on page 26.
21-Jan-2010	11	Modified Table 7 on page 26.
18-Oct-2010	12	Modified Section 6.2 on page 9.
07-Feb-2011	13	Added: note Table 1 on page 3.
07-Dec-2011	14	Removed the note under Table 1 on page 3 and added footnotes 1 and 2.
20-Aug-2012	15	Order code updated in Table 7 on page 26 about the SMD5C package
15-Jan-2014	16	Updated Features in cover page. Added Section 7: Typical characteristics. Modified Table 4: Electrical characteristics. Updated Section 9: Package mechanical data and Section 10: Ordering information. Minor text changes.
05-May-2014	17	Updated Figure 18: Output voltage vs input voltage ($I_{out}=3\text{ A}$, $T=25\text{ }^{\circ}\text{C}$ and $T=125\text{ }^{\circ}\text{C}$). Minor text changes.
22-Nov-2016	18	Updated description in cover page. Updated Section 9: "Package information". Minor text changes.
30-Mar-2018	19	Updated: - Figure 5. Baseline bias configuration with remote feedback and Figure 6. Local feedback configuration. - Section 6.4 Notes on the 16-pin hermetic package. - Section 9 Ordering information.
27-Apr-2018	20	Updated: Section 3 Maximum ratings.
08-Feb-2019	21	Minor text change in Description on the cover page.

Contents

1	Diagram	2
2	Pin configuration	3
3	Maximum ratings	4
4	Electrical characteristics	5
5	Device description	9
5.1	ADJ pin	9
5.2	Inhibit ON-OFF control	9
5.3	Overtemperature protection	9
5.4	Programmable overcurrent protection	9
5.5	OCM pin	9
6	Application information	10
6.1	Output capacitor selection and stability	10
6.2	Remote sensing operation	10
6.3	FPGA power supply lines	10
6.4	Notes on the 16-pin hermetic package	12
7	Typical characteristics	13
8	Package information	22
8.1	FLAT-16 package information	22
8.2	SMD5C package information	24
9	Ordering information	25
Revision history		26
Contents		27
List of tables		28
List of figures		29

List of tables

Table 1.	Pin description	3
Table 2.	Recommended maximum operating ratings	4
Table 3.	Thermal data	4
Table 4.	Electrical characteristics	5
Table 5.	FLAT-16 package mechanical data	23
Table 6.	SMD5C package mechanical data	24
Table 7.	Device summary	25
Table 8.	Ordering information	25
Table 9.	Environmental characteristics	25
Table 10.	Document revision history	26

List of figures

Figure 1.	Block diagram	2
Figure 2.	Pin configuration (top view for FLAT-16, bottom view for SMD5C)	3
Figure 3.	Application diagram for remote sensing operation	8
Figure 4.	Baseline bias configuration with remote feedback	11
Figure 5.	Local feedback configuration	11
Figure 6.	Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V)	13
Figure 7.	Reference voltage vs. temp. ($V_{in} = 12$ V)	13
Figure 8.	Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V, $I_{out} = 1$ A)	13
Figure 9.	Reference voltage vs. temp. ($V_{in} = 12$ V, $I_{out} = 1$ A)	13
Figure 10.	Reference voltage vs. temp. ($V_{in} = V_{out} + 2.5$ V, $I_{out} = 2$ A)	13
Figure 11.	Reference voltage vs. temp. ($V_{in} = 12$ V, $I_{out} = 2$ A)	13
Figure 12.	Line regulation vs. temperature	14
Figure 13.	Load regulation vs. temp. (I_{out} = 5 mA to 400 mA)	14
Figure 14.	Load regulation vs. temp. (I_{out} = 5 mA to 1 A)	14
Figure 15.	Inhibit threshold vs. temperature	14
Figure 16.	Output voltage vs. input voltage (I_{out} = 0 mA, T = 25 °C and T = 125 °C)	14
Figure 17.	Output voltage vs. input voltage (I_{out} = 0 mA, T = 0 °C and T = -55 °C)	14
Figure 18.	Output voltage vs. input voltage (I_{out} = 3 A, T = 25 °C and T = 125 °C)	15
Figure 19.	Output voltage vs. input voltage (I_{out} = 3 A, T = 0 °C and T = -55 °C)	15
Figure 20.	Quiescent current vs. temp. (no load)	15
Figure 21.	Quiescent current vs. temp. (I_{out} = 30 mA)	15
Figure 22.	Quiescent current vs. temp. (I_{out} = 300 mA)	15
Figure 23.	Quiescent current vs. temp. (I_{out} = 1 A)	15
Figure 24.	Quiescent current vs. temp. (I_{out} = 2 A)	16
Figure 25.	Quiescent current vs. load current, ($V_{in} = V_{out} + 2.5$ V)	16
Figure 26.	Quiescent current vs. load current, ($V_{in} = 12$ V)	16
Figure 27.	Dropout voltage vs. temp. (V_{out} = 3 V, no load)	16
Figure 28.	Dropout voltage vs. temp. (V_{out} = 3 V, I_{out} = 400 mA)	16
Figure 29.	Dropout voltage vs. temp. (V_{out} = 3 V, I_{out} = 1 A)	16
Figure 30.	Dropout voltage vs. temp. (V_{out} = 3 V, I_{out} = 2 A)	17
Figure 31.	Dropout voltage vs. temp. (V_{out} = 3 V, I_{out} = 3 A)	17
Figure 32.	Dropout voltage vs. load current (V_{out} = 3 V)	17
Figure 33.	Dropout voltage vs. load current (V_{out} = 9 V)	17
Figure 34.	SVR vs. frequency	17
Figure 35.	SVR vs. load current	17
Figure 36.	SVR vs. temperature	18
Figure 37.	Output noise spectrum ($V_{out} = V_{adj}$)	18
Figure 38.	Output noise spectrum ($V_{out} = V_{adj}$, C_{out} = 1 µF)	18
Figure 39.	Output noise spectrum ($V_{out} = 9$ V)	18
Figure 40.	Output noise spectrum ($V_{out} = 9$ V, C_{out} = 1 µF)	18
Figure 41.	Short circuit current vs. dropout voltage (T = 25 °C)	18
Figure 42.	Short circuit current vs. dropout voltage (T = 125 °C)	19
Figure 43.	Short circuit current vs. dropout voltage (T = -55 °C)	19
Figure 44.	Short circuit current vs. R_{SH}	19
Figure 45.	Short circuit current vs. R_{SH} (zoom)	19
Figure 46.	Enable turn-on/off (V_{out} = 9 V)	19
Figure 47.	Enable turn-on/off (V_{out} = 1.5 V)	19
Figure 48.	Turn-on time (V_{out} = 1.5 V)	20

Figure 49.	Turn-on time ($V_{out} = 9 \text{ V}$)	20
Figure 50.	Inhibit propagation delay (Lo-Hi)	20
Figure 51.	Inhibit propagation delay (Hi-Lo)	20
Figure 52.	Line transient	20
Figure 53.	Load transient	20
Figure 54.	Stability plan ($V_{out} = V_{adj}$)	21
Figure 55.	FLAT-16 package outline	22
Figure 56.	SMD5C package outline	24

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2019 STMicroelectronics – All rights reserved