life.augmented

STF7N105K5

N-channel 1050 V, 1.4 Ω typ., 4 A MDmesh™ K5 Power MOSFET in TO-220FP package

Datasheet - production data



Figure 1: Internal schematic diagram



Features

Order code	V ds	RDS(on) max.	ΙD	Ртот
STF7N105K5	1050 V	2.0 Ω	4 A	25 W

- Industry's lowest R_{DS(on)} x area
- Industry's best FoM (figure of merit)
- Ultra-low gate charge
- 100% avalanche tested
- Zener-protected

Applications

• Switching applications

Description

This very high voltage N-channel Power MOSFET is designed using MDmesh[™] K5 technology based on an innovative proprietary vertical structure. The result is a dramatic reduction in on-resistance and ultra-low gate charge for applications requiring superior power density and high efficiency.

Table 1: Device summary

Order code	Marking	Package	Packaging
STF7N105K5	7N105K5	TO-220FP	Tube

DocID026184 Rev 2

This is information on a product in full production.

Contents

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-220FP package information	11
5	Revisio	on history	13



1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vgs	Gate- source voltage	± 30	V
ID	Drain current (continuous) at $T_c = 25 \ ^{\circ}C$	4 ⁽¹⁾	А
ID	Drain current (continuous) at T _c = 100 °C	3 ⁽¹⁾	А
I _{DM} ⁽²⁾	Drain current (pulsed)	16	А
P _{TOT}	Total dissipation at $T_C = 25 \text{ °C}$	25	W
I _{AR}	Max. current during repetitive or single pulse avalanche	1.5	А
E _{AS}	Single pulse avalanche energy (starting $T_J = 25 \text{ °C}$, $I_D = I_{AR}$, $V_{DD} = 50 \text{ V}$)		mJ
V _{ISO}	Insulation withstand voltage (RMS) from all three leads to external heat sink (t = 1 s; $T_C = 25$ °C)	2500	V
dv/dt (3)	Peak diode recovery voltage slope	4.5	V/ns
dv/dt (4)	MOSFET dv/dt ruggedness	50	V/ns
Tj	Operating junction temperature range	- 55 to 150	°C
T _{stg}	T _{stg} Storage temperature range		C

Notes:

⁽¹⁾Limited by package.

 $\ensuremath{^{(2)}}\ensuremath{\mathsf{Pulse}}$ width limited by safe operating area.

 $^{(3)}I_{SD} \leq 4$ A, di/dt \leq 100 A/µs, V_DS(peak) \leq V(BR)DSS ; V_SD \leq 840 V

 $^{(4)}\mathsf{V}_\mathsf{DS} \leq 840 \; \mathsf{V}$

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	5	°C/W
R _{thj-amb}	Thermal resistance junction-amb max	62.5	°C/W



2 Electrical characteristics

(T_{CASE} = 25 °C unless otherwise specified).

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(\text{BR})\text{DSS}}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	1050			V
	IDSS Zero gate voltage drain current	V_{GS} = 0 V, V_{DS} = 1050 V			1	μA
IDSS		$V_{GS} = 0 V, V_{DS} = 1050 V,$ T _C =125 °C ⁽¹⁾			50	μA
I _{GSS}	Gate body leakage current	$V_{DS} = 0, V_{GS} = \pm 20 V$			±10	μA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 100 \ \mu A$	3	4	5	V
R _{DS(on)}	Static drain-source on- resistance	V _{GS} = 10 V, I _D = 2 A		1.4	2	Ω

Notes:

⁽¹⁾Defined by design, not subject to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	380	-	pF
Coss	Output capacitance	V _{DS} =100 V, f=1 MHz, V _{GS} =0 V	-	40	-	pF
Crss	Reverse transfer capacitance	VDS = 100 V, 1 = 1 101 12, VGS=0 V	-	0.65	-	pF
C _{o(tr)} ⁽¹⁾	Equivalent capacitance time related		-	47	-	pF
C _{o(er)} ⁽²⁾	Equivalent capacitance energy related	$V_{GS} = 0 V, V_{DS} = 0 to 840 V$	-	17	-	pF
R _G	Intrinsic gate resistance	f = 1MHz open drain	-	7	-	Ω
Qg	Total gate charge	V _{DD} = 840 V, I _D = 4 A	-	11	-	nC
Qgs	Gate-source charge	V _{GS} =10 V	-	2.8	-	nC
Q_gd	Gate-drain charge	Figure 16: "Test circuit for gate charge behavior"	-	5.6	-	nC

Table 5: Dynamic

Notes:

 $^{(1)}$ Time related is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DSS}

 $^{(2)} Energy$ related is defined as a constant equivalent capacitance giving the same stored energy as C_{OSS} when V_{DS} increases from 0 to 80% V_{DSS}



Electrical characteristics

	Table 6: Switching times							
Symbol	Parameter	Min.	Тур.	Max.	Unit			
t _{d(on)}	Turn-on delay time	$V_{DD} = 525 \text{ V}, \text{ I}_D = 2 \text{ A}, \text{ R}_G = 4.7 \Omega,$	-	17.5	-	ns		
tr	Rise time	V _{GS} =10 V (see Figure 15: "Test circuit for resistive load switching times" and		7	I	ns		
t _{d(off)}	Turn-off delay time			43	I	ns		
t _f	Fall time	Figure 20: "Switching time waveform")	-	25	-	ns		

Table 7: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Isd	Source-drain current		-		4	А
ISDM	Source-drain current (pulsed)				16	А
Vsd ⁽¹⁾	Forward on voltage	I _{SD} = 4 A, V _{GS} =0	-		1.6	V
t _{rr}	Reverse recovery time	I _{SD} = 4 A, V _{DD} = 60 V	-	370		ns
Qrr	Reverse recovery charge	di/dt = 100 A/µs,	-	3		μC
I _{RRM}	Reverse recovery current	Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	16.5		A
trr	Reverse recovery time	I _{SD} = 4 A,V _{DD} = 60 V	-	600		ns
Qrr	Reverse recovery charge	di/dt=100 A/µs, Tj=150 °C	-	4.4		μC
Irrm	Reverse recovery current	Figure 17: "Test circuit for inductive load switching and diode recovery times"	-	14.5		A

Notes:

 $^{(1)}$ Pulsed: pulse duration = 300µs, duty cycle 1.5%

Table 8: Gate-source Zene	r diode
---------------------------	---------

Symbol	Parameter	Test conditions	Min	Тур.	Max.	Unit
V _(BR) GSO	Gate-source breakdown voltage	$I_{GS} = \pm 1 \text{mA}, I_{D}=0$	30	-	•	V

The built-in back-to-back Zener diodes have been specifically designed to enhance the ESD capability of the device. The Zener voltage is appropriate for efficient and cost-effective intervention to protect the device integrity. These integrated Zener diodes thus eliminate the need for external components.

57













57

Electrical characteristics

STF7N105K5





3 Test circuits







57

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.



57

4.1 TO-220FP package information



Package information

Table 9: TO-220FP package mechanical data

STF7N105K5

Table 9: TO-220FP package mechanical data						
Dim.		mm				
Dim.	Min.	Тур.	Max.			
A	4.4		4.6			
В	2.5		2.7			
D	2.5		2.75			
E	0.45		0.7			
F	0.75		1			
F1	1.15		1.70			
F2	1.15		1.70			
G	4.95		5.2			
G1	2.4		2.7			
Н	10		10.4			
L2		16				
L3	28.6		30.6			
L4	9.8		10.6			
L5	2.9		3.6			
L6	15.9		16.4			
L7	9		9.3			
Dia	3		3.2			



5 Revision history

Date	Revision	Changes
07-Apr-2014	1	First release.
07-Jun-2016	2	Updated <i>Figure 6: "Gate charge vs gate-source voltage"</i> and <i>Table 5: "Dynamic"</i> . Minor text changes.



IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

