











bq78z100

ZHCSE72 - SEPTEMBER 2015

bq78z100 Impedance Track™ 用于 1 节和 2 节串联锂离子/锂聚合物电池 组的电量监测计

查询样片: bq78z100

1 特性

- 高精度库伦计数器,输入偏移误差 < 1μV(典型 值)
- 高侧场效应晶体管 (FET) 驱动器,允许在故障期间 进行串行总线通信
- 具有双路独立模数转换器 (ADC) 的模拟前端
 - 支持电流和电压的同步采样
- 总线通信接口选项
 - I^2C
 - HDQ
- SHA-1 哈希消息验证码 (HMAC) 响应器,用于提高 电池组安全性
 - 存储在安全存储器中的分裂密钥 (Split Key) (2 x 64)
- 可编程的保护功能:
 - 放电过流
 - 充电短路
 - 放电短路
 - 过电压
 - 欠电压
 - 过热
- 支持 $1m\Omega$ 至 $3m\Omega$ 电流感测电阻
- 紧凑型 12 引脚小外形尺寸无引线 (SON) 封装 (DRZ)

2 应用

- 便携式和可佩戴式健康器件
- 便携式无线电
- 工业数据收集

3 说明

bq78z100 器件提供了一套基于电池组的全集成解决方案,其具有闪存可编程的定制精简指令集 CPU (RISC)、安全保护以及认证功能,适用于 1 节和 2 节 锂离子和锂聚合物电池组。

bq78z100 电量监测计通过 I²C 兼容接口或单线制 HDQ 接口进行通信,并将超低功耗的高速德州仪器 (TI) bqBMP 处理器、高精度模拟测量功能、集成闪存、大量的外设和通信端口、N 沟道 FET 驱动器以及 SHA-1 认证转换响应器完美融合于一套完整的高性能电池管理解决方案。


bq78z100 器件提供有大量的电池和系统安全功能,其中包括针对电池的放电过流、充电短路和放电短路功能,针对 N 沟道 FET 的 FET 保护,内部 AFE 看门狗以及电池平衡功能。 该器件可通过固件添加更多保护特性,例如过压、欠压、过热等。

器件信息(1)

部件号	封装	封装尺寸 (标称值)
bq78z100	VSON (12)	4.00mm x 2.50mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

4 简化电路原理图



A



目录


7.3 Recommended Operating Control 4 8.2 Functional Block Diagram 7.4 Thermal Information 5 8.3 Feature Description 7.5 Supply Current 5 8.4 Device Functional Modes 7.6 Power Supply Control 5 8.4 Device Functional Modes 7.7 Low-Voltage General Purpose I/O, TS1 6 9.1 Applications and Implementation 7.8 Power-On Reset (POR) 6 9.1 Application Information 9.2 Typical Applications 9.2 Typical Applications 10 Power Supply Requirements 11 11 Layout 11.1 12 ADC Digital Filter 7	11 12 12 14 17
7.13 ADC Multiplexer 7 11.2 Layout Example 7.14 Cell Balancing Support 8 12 器件和文档支持 7.15 Internal Temperature Sensor 8 12.1 文档支持 12.2 社区资源 7.16 NTC Thermistor Measurement Support 8 12.2 社区资源 12.3 商标 7.17 High-Frequency Oscillator 8 12.4 静电放电警告 7.19 Voltage Reference 1 9 12.5 Glossary	
7.20 Voltage Reference 2	31

5 修订历史记录

日期	修订版本	注释
2015 年 9 月	*	最初发布版本



6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION		
NAME	ME DRZ		DESCRIPTION		
VSS	1	Р	Device ground		
SRN	2	IA	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.		
SRP	3	IA	Analog input pin connected to the internal coulomb counter peripheral for integrating a small voltage between SRP and SRN where SRP is the top of the sense resistor.		
TS1 4 IA Input for ADC to the oversampled ADC channel		Input for ADC to the oversampled ADC channel			
SCL	5	I/O	Serial Clock for the I ² C interface; requires an external pullup when used		
SDA/HDQ	6	I/O	Serial Data for the I ² C and HDQ interfaces; requires an external pullup		
DSG	7	0	N-Channel FET drive output pin		
PACK	8	IA, P	Pack sense input pin		
CHG	9	0	N-Channel FET drive output pin		
PBI	10	Р	Power supply backup input pin		
		IA, P	Sense voltage input pin for most positive cell, balance current input for most positive cell. Primary power supply input and battery stack measurement input (BAT)		
VC1 12 IA		IA	Sense voltage input pin for least positive cell, balance current input for least positive cell		
PWPD	•	_	Exposed Pad, electrically connected to VSS (external trace)		



7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage range, V _{CC}	VC2, PBI	-0.3	30	V
	PACK	-0.3	30	V
	TS1	-0.3	$V_{REG} + 0.3$	V
	SRP, SRN	-0.3	0.3	V
Input voltage range, V _{IN}	VC2	VC1 - 0.3	VC1 + 8.5 or VSS + 30	V
	VC1	VSS - 0.3	VSS + 8.5 or VSS + 30	V
Output voltage range, V _O	CHG, DSG	-0.3	32	V
Maximum VSS current, I _{SS}			±50	mA
Functional Temperature, T _{FUNC}		-40	110	°C
Lead temperature (soldering, 10 s),	T _{SOLDER}		±300	
Storage temperature range, T _{STG}		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

				VALUE	UNIT
V _(ESD)	,	Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1) Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±2000	V	
	(ESD)			±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

	,		MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	VC2, PBI	2.2		26	V
V _{SHUTDOWN} -	Shutdown voltage	V _{PACK} < V _{SHUTDOWN} -	1.8	2.0	2.2	V
V _{SHUTDOWN+}	Start-up voltage	V _{PACK} > V _{SHUTDOWN} + V _{HYS}	2.05	2.25	2.45	V
V _{HYS}	Shutdown voltage hysteresis	V _{SHUTDOWN+} - V _{SHUTDOWN-}		250		mV
		SDA/HDQ, SCL			5.5	
		TS1			V_{REG}	
	land traite as assess	SRP, SRN	-0.2		0.2	V
V _{IN}	Input voltage range	VC2	V _{VC1}		V _{VC1} + 5	V
		VC1	V _{VSS}		V _{VSS} + 5	
		PACK			26	
Vo	Output voltage range	CHG, DSG			26	V
C _{PBI}	External PBI capacitor		2.2			μF
T _{OPR}	Operating temperature		-40		85	°C

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

over operating free-air temperature range (unless otherwise noted)

		bq78z100	
	THERMAL METRIC ⁽¹⁾	DRZ	UNIT
		12 PINS	
R _{0JA, High K}	Junction-to-ambient thermal resistance	186.4	
$R_{\theta JC(top)}$	Junction-to-case(top) thermal resistance	90.4	1
$R_{\theta JB}$	Junction-to-board thermal resistance	110.7	900
Ψлт	Junction-to-top characterization parameter	96.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	90	
R ₀ JC(bottom)	Junction-to-case(bottom) thermal resistance	n/a	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 Supply Current

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		CHG = ON, DSG = ON, No Flash Write and CPU = ON		400	500	
I _{NORMAL}	NORMAL mode	CHG = ON, DSG = ON, No Flash Write and CPU = Halted		250	300	μΑ
I _{SLEEP}	SLEEP mode	CHG = OFF, DSG = ON, No Communication on Bus		90	160	
		CHG = OFF, DSG = OFF, No Communication on Bus		38	120	μA
I _{SHUTDOWN}	SHUTDOWN mode			0.5	2	μΑ

7.6 Power Supply Control

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{SWITCHOVER} -	VC2 to PACK switchover voltage	V _{VC2} < V _{SWITCHOVER} -	2.0	2.1	2.2	V
V _{SWITCHOVER+}	PACK to VC2 switchover voltage	V _{VC2} > V _{SWITCHOVER} + V _{HYS}	3.0	3.1	3.2	٧
V _{HYS}	Switchover voltage hysteresis	V _{SWITCHOVER+} – V _{SWITCHOVER}		1000		mV
	Input Leakage current	VC2 pin, VC2 = 0 V, PACK = 25 V			1	μА
I_{LKG}		PACK pin, VC2 = 25 V, PACK = 0 V			1	
ILKG		VC2 and PACK pins, VC2 = 0 V, PACK = 0 V, PBI = 25 V			1	
R _{PACK(PD)}	Internal pulldown resistance	PACK	30	40	50	kΩ

TEXAS INSTRUMENTS

7.7 Low-Voltage General Purpose I/O, TS1

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP MAX	UNIT
V_{IH}	High-level input		0.65 x V _{REG}		V
V_{IL}	Low-level input			0.35 x V _{REG}	V
V_{OH}	Output voltage high	$I_{OH} = -1.0 \text{ mA}$	0.75 x V _{REG}		V
V_{OL}	Output voltage low	I _{OL} = 1.0 mA		0.2 x V _{REG}	V
C _{IN}	Input capacitance			5	pF
I _{LKG}	Input leakage current			1	μA

7.8 Power-On Reset (POR)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REGIT}	Negative-going voltage input	V _{REG}	1.51	1.55	1.59	٧
V _{HYS}	Power-on reset hysteresis	V _{REGIT+} – V _{REGIT}	70	100	130	mV
t _{RST}	Power-on reset time		200	300	400	μs

7.9 Internal 1.8-V LDO

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

to 7.6 v (unless otherwise noted)								
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT		
V_{REG}	Regulator voltage		1.6	1.8	2.0	V		
$\Delta V_{O(TEMP)}$	Regulator output over temperature	$\Delta V_{REG}/\Delta T_A$, $I_{REG} = 10 \text{ mA}$		±0.25%				
$\Delta V_{O(LINE)}$	Line regulation	$\Delta V_{REG}/\Delta V_{BAT}$, $V_{BAT} = 10 \text{ mA}$	-0 .6%		0.5%			
$\Delta V_{O(LOAD)}$	Load regulation	$\Delta V_{REG}/\Delta I_{REG}$, $I_{REG} = 0$ mA to 10 mA	-1.5%		1.5%			
I _{REG}	Regulator output current limit	$V_{REG} = 0.9 \text{ x } V_{REG(NOM)}, V_{IN} > 2.2 \text{ V}$	20			mA		
I _{SC}	Regulator short-circuit current limit	V _{REG} = 0 x V _{REG(NOM)}	25	40	50	mA		
PSRR _{REG}	Power supply rejection ratio	$\Delta V_{BAT}/\Delta V_{REG}$, I_{REG} = 10 mA, V_{IN} > 2.5 V, f = 10 Hz		40		dB		
V _{SLEW}	Slew rate enhancement voltage threshold	V _{REG}	1.58	1.65		V		

7.10 Current Wake Comparator

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		$V_{WAKE} = V_{SRP} - V_{SRN}$ WAKE_CONTROL[WK1, WK0] = 0,0	±0.3	±0.625	±0.9	mV
., Wake	Wake voltage	$V_{WAKE} = V_{SRP} - V_{SRN}$ WAKE_CONTROL[WK1, WK0] = 0,1	±0.6	±1.25	±1.8	mV
VWAKE	V _{WAKE} threshold	$V_{WAKE} = V_{SRP} - V_{SRN}$ WAKE_CONTROL[WK1, WK0] = 1,0	±1.2	±2.5	±3.6	mV
		$V_{WAKE} = V_{SRP} - V_{SRN}$ WAKE_CONTROL[WK1, WK0] = 1,1	±2.4	±5.0	±7.2	mV



Current Wake Comparator (continued)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
V _{WAKE(DRIFT)}	Temperature drift of V _{WAKE} accuracy			0.5%		°C
t _{WAKE}	Time from application of current to wake			0.25	0.5	ms
t _{WAKE(SU)}	Wake up comparator startup time	[WKCHGEN] = 0 and [WKDSGEN] = 0 to [WKCHGEN] = 1 and [WKDSGEN] = 1		250	640	μs

7.11 Coulomb Counter

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Input voltage range		-100		100	mV
Full scale range		-V _{REF1} /10		+V _{REF1} /10	mV
Differential nonlinearity	16-bit, No missing codes			±1	LSB
Integral nonlinearity	16-bit, Best fit over input voltage range		±5.2	±22.3	LSB
Offset error	16-bit, Post-calibration		±1.3	±2.6	LSB
Offset error drift	15-bit + sign, Post-calibration		0.04	0.07	LSB/°C
Gain error	15-bit + sign, Over input voltage range		±131	±492	LSB
Gain error drift	15-bit + sign, Over input voltage range		4.3	9.8	LSB/°C
Effective input resistance		2.5			ΜΩ

7.12 ADC Digital Filter

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	ADCTL[SPEED1, SPEED0] = 0, 0		31.25		
	ADCTL[SPEED1, SPEED0] = 0, 1		15.63		
tconv	ADCTL[SPEED1, SPEED0] = 1, 0		7.81		ms
	ADCTL[SPEED1, SPEED0] = 1, 1		1.95		
Resolution	No missing codes, ADCTL[SPEED1, SPEED0] = 0, 0		16		Bits
	With sign, ADCTL[SPEED1, SPEED0] = 0, 0	14	15		
Effective resolution	With sign, ADCTL[SPEED1, SPEED0] = 0, 1	13	14		Bits
Effective resolution	With sign, ADCTL[SPEED1, SPEED0] = 1, 0	11	12		
	With sign, ADCTL[SPEED1, SPEED0] = 1, 1	9	10		

7.13 ADC Multiplexer

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		VC1–VSS, VC2–VC1	0.1980	0.2000	0.2020	
K Scaling factor	Scaling factor	VC2-VSS, PACK-VSS	0.0485	0.050	0.051	_
		V _{REF1} /2	0.490	0.500	0.510	
		VC2-VSS, PACK-VSS	-0.2		20	
V_{IN}	Input voltage range	TS1	-0.2		0.8 × V _{REF1}	V
		TS1	-0.2		0.8 × V _{REG}	
I_{LKG}	Input leakage current	VC1, VC2 cell balancing off, cell detach detection off, ADC multiplexer off			1	μΑ

7.14 Cell Balancing Support

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R _{CB}	Internal cell balance resistance	R _{DS(ON)} for internal FET switch at 2 V < V _{DS} < 4 V			200	Ω

7.15 Internal Temperature Sensor

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Internal temperature	V_{TEMPP}	-1.9	-2.0	-2.1	mV/°C
VTEMP	sensor voltage drift	V _{TEMPP} – V _{TEMPN} ⁽¹⁾	0.177	0.178	0.179	IIIV/ C

⁽¹⁾ Assured by design

7.16 NTC Thermistor Measurement Support

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

PA	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
R _{NTC(PU)}	Internal pull-up resistance	TS1	14.4	18	21.6	kΩ
R _{NTC(DRIFT)}	Resistance drift over temperature	TS1	-360	-280	-200	PPM/°C

7.17 High-Frequency Oscillator

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
f _{HFO}	Operating frequency			16.78		MHz
f _{HFO(ERR)} Fr	Fraguesayarrar	$T_A = -20$ °C to 70°C, includes frequency drift	-2.5%	±0.25%	2.5%	
	Frequency error	$T_A = -40$ °C to 85°C, includes frequency drift	-3.5%	±0.25%	3.5%	
t _{HFO(SU)}	Start-up time	$T_A = -20$ °C to 85°C, Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 1			4	ms
		Oscillator frequency within +/-3% of nominal, CLKCTL[HFRAMP] = 0			100	μs

7.18 Low-Frequency Oscillator

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
f_{LFO}	Operating frequency			262.144		kHz
f _{LFO(LP)}	Operating frequency in low power mode			247		kHz
	Frequency error	$T_A = -20$ °C to 70°C, includes frequency drift	-1.5%	±0.25%	1.5%	
†LFO(ERR)		$T_A = -40$ °C to 85°C, includes frequency drift	-2.5%	±0.25%	2.5%	
f _{LFO(LPERR)}	Frequency error in low power mode		-5%		5%	
f _{LFO(FAIL)}	Failure detection frequency		30	80	100	kHz



7.19 Voltage Reference 1

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P/	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REF1}	Internal reference voltage	T _A = 25°C, after trim	1.215	1.220	1.225	V
	Internal reference	T _A = 0°C to 60°C, after trim		±50		DDM/9C
VREF1(DRIFT)	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPM/°C

7.20 Voltage Reference 2

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P.	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{REF2}	Internal reference voltage	T _A = 25°C, after trim	1.215	1.220	1.225	V
V	Internal reference	$T_A = 0$ °C to 60°C, after trim	±50		DDM/9C	
VREF2(DRIFT)	voltage drift	$T_A = -40$ °C to 85°C, after trim		±80		PPM/°C

7.21 Instruction Flash

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

ı	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Data retenti	on		10			Years
Flash progra	amming write cycles		1000			Cycles
t _{PROGWORD}	Word programming time	$T_A = -40$ °C to 85°C			40	μs
t _{MASSERASE}	Mass-erase time	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$			40	ms
t _{PAGEERASE}	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I _{FLASHREAD}	Flash-read current	$T_A = -40$ °C to 85°C			2	mA
I _{FLASHWRIT} E	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I _{FLASHERAS} E	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

7.22 Data Flash

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Data retention	n		10			Years
Flash progra	mming write cycles		20000			Cycles
t _{PROGWORD}	Word programming time	$T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$			40	μs
t _{MASSERASE}	Mass-erase time	$T_A = -40$ °C to 85°C			40	ms
t _{PAGEERASE}	Page-erase time	$T_A = -40$ °C to 85°C			40	ms
I _{FLASHREAD}	Flash-read current	$T_A = -40$ °C to 85°C			1	mA
I _{FLASHWRITE}	Flash-write current	$T_A = -40$ °C to 85°C			5	mA
I _{FLASHERASE}	Flash-erase current	$T_A = -40$ °C to 85°C			15	mA

TEXAS INSTRUMENTS

7.23 Current Protection Thresholds

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V	OCD detection threshold	V _{OCD} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-16.6		-100	mV
V _{OCD}	voltage range	$V_{OCD} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0	-8.3		-50	mv
A \/	OCD detection threshold	$V_{OCD} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 1		-5.56		mV
ΔV _{OCD}	voltage program step	$V_{OCD} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0		-2.78		IIIV
۸۱/	SCC detection threshold	$V_{SCC} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 1	44.4		200	mV
ΔV _{SCC}	voltage range	$V_{SCC} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0	22.2		100	IIIV
	SCC detection threshold voltage program step	V _{SCC} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		22.2		mV
ΔV _{SCC}		$V_{SCC} = V_{SRP} - V_{SRN}$, PROTECTION_CONTROL[RSNS] = 0		11.1		IIIV
V	SCD1 detection	V _{SCD1} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	mV
V _{SCD1}	threshold voltage range	$V_{SCD1} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	IIIV
A)/	SCD1 detection	V _{SCD1} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
ΔV _{SCD1}	threshold voltage program step	$V_{SCD1} = V_{SRP} - V_{SRN}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		IIIV
V	SCD2 detection	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1	-44.4		-200	m\/
V _{SCD2}	threshold voltage range	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0	-22.2		-100	mV
۸۱/	SCD2 detection	V _{SCD2} = V _{SRP} - V _{SRN} , PROTECTION_CONTROL[RSNS] = 1		-22.2		mV
ΔV _{SCD2}	threshold voltage program step	$V_{SCD2} = V_{SRP} - V_{SRN,}$ PROTECTION_CONTROL[RSNS] = 0		-11.1		IIIV

7.24 Current Protection Timing

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
t _{OCD}	OCD detection delay time		1		31	ms
Δt_{OCD}	OCD detection delay time program step			2		ms
t _{SCC}	SCC detection delay time		0		915	μs
Δt_{SCC}	SCC detection delay time program step			61		μs
	SCD1 detection delay	PROTECTION_CONTROL[SCDDx2] = 0	0		915	
t _{SCD1}	time	PROTECTION_CONTROL[SCDDx2] = 1	0		1850	μs
A.4	SCD1 detection delay	PROTECTION_CONTROL[SCDDx2] = 0	_CONTROL[SCDDx2] = 0 61			
∆t _{SCD1}	time program step	PROTECTION_CONTROL[SCDDx2] = 1		121		μs
	SCD2 detection delay	PROTECTION_CONTROL[SCDDx2] = 0	0		458	
t _{SCD2}	time	PROTECTION_CONTROL[SCDDx2] = 1	0		915	μs



Current Protection Timing (continued)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
٨٠	SCD2 detection delay	PROTECTION_CONTROL[SCDDx2] = 0		30.5		
Δt _{SCD2} time program step		PROTECTION_CONTROL[SCDDx2] = 1		61		μs
t _{DETECT}	Current fault detect time	$V_{SRP} - V_{SRN} = V_T - 3$ mV for OCD, SCD1, and SC2, $V_{SRP} - V_{SRN} = V_T + 3$ mV for SCC			160	μs
t _{ACC}	Current fault delay time accuracy	Max delay setting	-10%		10%	

7.25 N-CH FET Drive (CHG, DSG)

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
	Output voltage ratio	Ratio_DSG = (V_DSG - V_VC2)/V_VC2, 2.2 V < V_VC2 < 4.07 V, 10 M Ω between PACK and DSG	2.133	2.333	2.467	
	Output voitage ratio	Ratio _{CHG} = (V _{CHG} – V _{VC2})/V _{VC2} , 2.2 V < V _{VC2} < 4.07 V, 10 M Ω between BAT and CHG	2.133	2.333	2.467	_
V	Output voltage, CHG	$V_{\rm DSG(ON)} = V_{\rm DSG} - V_{\rm VC2}, \ V_{\rm VC2} \ge 4.07 \ \rm V, \ 10 \ \rm M\Omega$ between PACK and DSG, $V_{\rm VC2} = 18 \ \rm V$	8.75	9.5	10.25	V
	and DSG on	$V_{CHG(ON)} = V_{CHG} - V_{VC2}, V_{VC2} \ge 4.07 \text{ V}, 10 \text{ M}\Omega$ between VC2 and CHG, $V_{VC2} = 18 \text{ V}$	8.75	9.5	10.25	V
V _(FETOFF)	Output voltage, CHG and DSG off	$V_{DSG(OFF)}$ = V_{DSG} – $V_{PACK},~10~\text{M}\Omega$ between PACK and DSG	-0.4		0.4	V
		$V_{CHG(OFF)}$ = V_{CHG} – $V_{BAT},$ 10 $M\Omega$ between VC2 and CHG	-0.4		0.4	V
	Rise time	V_{DSG} from 0% to 35% $V_{DSG(ON)(TYP)}$, V_{BAT} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		200	500	
t _R	Rise time	V_{CHG} from 0% to 35% $V_{CHG(ON)(TYP)}$, V_{VC2} ≥ 2.2 V, C_L = 4.7 nF between CHG and VC2, 5.1 kΩ between CHG and C_L , 10 MΩ between VC2 and CHG		200	500	μs
t _F	Fall time	V_{DSG} from $V_{DSG(ON)(TYP)}$ to 1 V, V_{VC2} ≥ 2.2 V, C_L = 4.7 nF between DSG and PACK, 5.1 kΩ between DSG and C_L , 10 MΩ between PACK and DSG		40	300	
	Fall time	V_{CHG} from $V_{CHG(ON)(TYP)}$ to 1 V, V_{VC2} ≥ 2.2 V, C_L = 4.7 nF between CHG and VC2, 5.1 kΩ between CHG and C_L , 10 MΩ between VC2 and CHG		40	200	μs

7.26 I²C and HDQ Interface I/O

to 7.0 v (unless otherwise noteu)						
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{IH}	Input voltage high	SCL, SDA, V _{REG} = 1.8 V (STANDARD and FAST modes)	0.7 × V _{REG}			V
V_{IL}	Input voltage low	SCL, SDA, V _{REG} = 1.8 V (STANDARD and FAST modes)	-0.5	0.3	3 × V _{REG}	V
		SCL, SDA, V _{REG} = 1.8 V, I _{OL} = 3 mA (FAST mode)		0.2	2 × V _{REG}	V
V _{OL}	Output low voltage	SCL, SDA, $V_{REG} > 2.0 \text{ V}$, $I_{OL} = 3 \text{ mA}$ (STANDARD and FAST modes)			0.4	V
C _{IN}	Input capacitance				10	pF
I _{LKG}	Input leakage current			1		μΑ
R _{PD}	Pull-down resistance			3.3		kΩ

7.27 I²C Interface Timing

Typical values stated where $T_A = 25^{\circ}\text{C}$ and VCC = 7.2 V, Min/Max values stated where $T_A = -40^{\circ}\text{C}$ to 85°C and VCC = 2.2 V to 7.6 V (unless otherwise noted)

			MIN	NOM MAX	UNIT
t_R	Clock rise time	10% to 90%		300	ns
t _F	Clock fall time	90% to 10%		300	ns
t _{HIGH}	Clock high period		600		ns
t_{LOW}	Clock low period		1.3		μs
t _{SU(START)}	Repeated start setup time		600		ns
t _{d(START)}	Start for first falling edge to SCL		600		ns
t _{SU(DATA)}	Data setup time		100		ns
t _{HD(DATA)}	Data hold time		0		μs
t _{SU(STOP)}	Stop setup time		600		ns
t _{BUF}	Bus free time between stop and start		1.3		μs
f_{SW}	Clock operating frequency	SLAVE mode, SCL 50% duty cycle		400	kHz




Figure 1. I²C Timing

7.28 HDQ Interface Timing

TA = -40 to +85°C, V_{BAT} = 2.7 V to 5.5 V; Typical values stated, where T_A = 25°C and V_{BAT} = 3.6 V (unless otherwise noted). Capacitance on HDQ is 10 pF unless otherwise specified

		MIN	NOM	MAX	UNIT
t _(CYCH)	Cycle time, Host to Slave	190		500	μs
t _(CYCD)	Cycle time, Slave to Host	190	205	250	μs
t _(HW1)	Host sends 1 to Slave	0.5		50	μs
t _(DW1)	Slave sends 1 to Host	32		50	μs
t _(HW0)	Host sends 0 to Slave	86		145	μs
t _(DW0)	Slave sends 0 to Host	80		145	μs
t _(RSPS)	Response time, Slave to Host	190		950	μs
t _(B)	Break Time	190			μs
t _(BR)	Break Recovery Time	40			μs
t _(R)	HDQ Line Rise Time to Logic 1 (1.2 V)			950	ns
t _(RST)	HDQ Reset	1.8		2.2	s







Figure 2. HDQ Timing

7.29 Typical Characteristics





Typical Characteristics (continued)




Figure 9. Short Circuit Charge Protection Threshold vs.Temperature




Figure 11. Short Circuit Discharge 2 Protection Threshold vs.Temperature




Figure 13. Short Circuit Charge Current Delay Time vs.Temperature




Figure 10. Short Circuit Discharge 1 Protection Threshold vs.Temperature





Figure 12. Overcurrent Delay Time vs.Temperature




Threshold setting is 465 µs (including internal delay).

Figure 14. Short Circuit Discharge 1 Delay Time vs.Temperature

TEXAS INSTRUMENTS

Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The bq78z100 gas gauge is a fully integrated battery manager that employs flash-based firmware and integrated hardware protection to provide a complete solution for battery-stack architectures composed of 1-series or 2-series cells. The bq78z100 device interfaces with a host system via I^2C or HDQ protocols. High-performance, integrated analog peripherals enable support for a sense resistor down to 1 m Ω and simultaneous current/voltage data conversion for instant power calculations. The following sections detail all of the major component blocks included as part of the bq78z100 device.

8.2 Functional Block Diagram

The Functional Block Diagram shows the analog and digital peripheral content in the bq78z100 device.





8.3 Feature Description

8.3.1 Battery Parameter Measurements

The bq78z100 device measures cell voltage and current simultaneously, and also measures temperature to calculate the information related to remaining capacity, full charge capacity, state-of-health, and other gauging parameters.

8.3.1.1 bq78z100 Processor

The bq78z100 device uses a custom TI-proprietary processor design that features a Harvard architecture and operates at frequencies up to 4.2 MHz. Using an adaptive, three-stage instruction pipeline, the bq78z100 processor supports variable instruction length of 8, 16, or 24 bits.

8.3.2 Coulomb Counter (CC)

The first ADC is an integrating converter designed specifically for coulomb counting. The converter resolution is a function of its full-scale range and number of bits, yielding a 3.74-µV resolution.

8.3.3 CC Digital Filter

The CC digital filter generates a 16-bit conversion value from the delta-sigma CC front-end. Its FIR filter uses the LFO clock output, which allows it to stop the HFO clock during conversions. New conversions are available every 250 ms while CCTL[CC_ON] = 1. Proper use of this peripheral requires turning on the CC modulator in the AFE.

8.3.4 ADC Multiplexer

The ADC multiplexer provides selectable connections to the VCx inputs, TS1 inputs, internal temperature sensor, internal reference voltages, internal 1.8-V regulator, PACK input, and VSS ground reference input. In addition, the multiplexer can independently enable the TS1 input connection to the internal thermistor biasing circuitry, and also enables the user to short the multiplexer inputs for test and calibration purposes.

8.3.5 Analog-to-Digital Converter (ADC)

The second ADC is a 16-bit delta-sigma converter designed for general-purpose measurements. The ADC automatically scales the input voltage range during sampling based on channel selection. The converter resolution is a function of its full-scale range and number of bits, yielding a 38-µV resolution. The default conversion time of the ADC is 31.25 ms, but is user-configurable down to 1.95 ms. Decreasing the conversion time presents a tradeoff between conversion speed and accuracy, as the resolution decreases for faster conversion times.

8.3.6 ADC Digital Filter

The ADC digital filter generates a 24-bit conversion result from the delta-sigma ADC front end. Its FIR filter uses the LFO clock, which allows it to stop the HFO clock during conversions. The ADC digital filter is capable of providing two 24-bit results: one result from the delta-sigma ADC front-end and a second synchronous result from the delta-sigma CC front-end.

8.3.7 Internal Temperature Sensor

An internal temperature sensor is available on the bq78z100 device to reduce the cost, power, and size of the external components necessary to measure temperature. It is available for connection to the ADC using the multiplexer, and is ideal for quickly determining pack temperature under a variety of operating conditions.

8.3.8 External Temperature Sensor Support

The TS1 input is enabled with an internal $18-k\Omega$ (Typ.) linearization pull-up resistor to support the use of a $10-k\Omega$ (25°C) NTC external thermistor, such as the Semitec 103AT-2. The NTC thermistor should be connected between VSS and the individual TS1 pin. The analog measurement is then taken via the ADC through its input multiplexer. If a different thermistor type is required, then changes to configurations may be required.



Feature Description (continued)




Figure 19. External Thermistor Biasing

8.3.9 Power Supply Control

The bq78z100 device manages its supply voltage dynamically according to operating conditions. When $V_{VC2} > V_{SWITCHOVER-} + V_{HYS}$, the AFE connects an internal switch to BAT and uses this pin to supply power to its internal 1.8-V LDO, which subsequently powers all device logic and flash operations. Once VC2 decreases to $V_{VC2} < V_{SWITCHOVER-}$, the AFE disconnects its internal switch from VC2 and connects another switch to PACK, allowing sourcing of power from a charger (if present). An external capacitor connected to PBI provides a momentary supply voltage to help guard against system brownouts due to transient short-circuit or overload events that pull VC2 below $V_{SWITCHOVER-}$.

8.3.10 Power-On Reset

In the event of a power-cycle, the bq78z100 AFE holds its internal RESET output pin high for t_{RST} duration to allow its internal 1.8-V LDO and LFO to stabilize before running the AGG. The AFE enters power-on reset when the voltage at V_{REG} falls below V_{REGIT-} and exits reset when V_{REG} rises above $V_{REGIT-} + V_{HYS}$ for t_{RST} time. After t_{RST} , the bq78z100 AGG will write its trim values to the AFE.




Figure 20. POR Timing Diagram

8.3.11 Bus Communication Interface

The bq78z100 device has an I²C bus communication interface by default, but can be configured to use the single-wire HDQ interface. Devices for end applications that operate in HDQ mode are intended to be kept in default I²C mode as they go through pack manufacturer production line so that they can be configured and tested at the PCB level before they are converted to HDQ mode.

Feature Description (continued)

CAUTION

If the device is configured as a single-master architecture (an application processor) and an occasional NACK is detected in the operation, the master can resend the transaction. However, in a multi-master architecture, an incorrect ACK leading to accidental loss of bus arbitration can cause a master to wait incorrectly for another master to clear the bus. If this master does not get a bus-free signal, then it must have in place a method to look for the bus and assume it is free after some period of time. Also, if possible, set the clock speed to be 100 kHz or less to significantly reduce the issue described above for multi-mode operation.

8.3.12 Cell Balancing Support

The integrated cell balancing FETs included in the bq78z100 device enable the AFE to bypass cell current around a given cell or numerous cells to effectively balance the entire battery stack. External series resistors placed between the cell connections and the VCx input pins set the balancing current magnitude. The cell balancing circuitry can be enabled or disabled via the *CELL_BAL_DET[CB2, CB1]* control register. Series input resistors between 100 Ω and 1 k Ω are recommended for effective cell balancing.




Figure 21. Internal Cell Balancing

8.3.13 N-Channel Protection FET Drive

The bq78z100 device controls two external N-Channel MOSFETs in a back-to-back configuration for battery protection. The charge (CHG) and discharge (DSG) FETs are automatically disabled if a safety fault (AOLD, ASSC, ASCD, SOV) is detected, and can also be manually turned off using **AFE_CONTROL[CHGEN, DSGEN]** = 0, 0. When the gate drive is disabled, an internal circuit discharges CHG to VC2 and DSG to PACK.

8.3.14 Low Frequency Oscillator

The bq78z100 AFE includes a low frequency oscillator (LFO) running at 262.144 kHz. The AFE monitors the LFO frequency and indicates a failure via *LATCH_STATUS[LFO]* if the output frequency is much lower than normal.

8.3.15 High Frequency Oscillator

The bq78z100 AGG includes a high frequency oscillator (HFO) running at 16.78 MHz. It is synthesized from the LFO output and scaled down to 8.388 MHz with 50% duty cycle.

8.3.16 1.8-V Low Dropout Regulator

The bq78z100 AFE contains an integrated 1.8-V LDO that provides regulated supply voltage for the device CPU and internal digital logic.



Feature Description (continued)

8.3.17 Internal Voltage References

The bq78z100 AFE provides two internal voltage references with V_{REF1} , used by the ADC and CC, while V_{REF2} is used by the LDO, LFO, current wake comparator, and OCD/SCC/SCD1/SCD2 current protection circuitry.

8.3.18 Overcurrent in Discharge Protection

The overcurrent in discharge (OCD) function detects abnormally high current in the discharge direction. The overload in discharge threshold and delay time are configurable via the OCD_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a filtered delay before disabling the CHG and DSG FETs. When an OCD event occurs, the *LATCH_STATUS[OCD]* bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

8.3.19 Short-Circuit Current in Charge Protection

The short-circuit current in charge (SCC) function detects catastrophic current conditions in the charge direction. The short-circuit in charge threshold and delay time are configurable via the SCC_CONTROL register. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCC event occurs, the **LATCH_STATUS[SCC]** bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

8.3.20 Short-Circuit Current in Discharge 1 and 2 Protection

The short-circuit current in discharge (SCD) function detects catastrophic current conditions in the discharge direction. The short-circuit in discharge thresholds and delay times are configurable via the SCD1_CONTROL and SCD2_CONTROL registers. The thresholds and timing can be fine-tuned even further based on a sense resistor with lower resistance or wider tolerance via the PROTECTION_CONTROL register. The detection circuit also incorporates a blanking delay before disabling the CHG and DSG FETs. When an SCD event occurs, the *LATCH_STATUS[SCD1]* or *LATCH_STATUS[SCD2]* bit is set to 1 and is latched until it is cleared and the fault condition has been removed.

8.3.21 Primary Protection Features

The bq78z100 gas gauge supports the following battery and system level protection features, which can be configured using firmware:

- Cell Undervoltage Protection
- Cell Overvoltage Protection
- Overcurrent in CHARGE Mode Protection
- Overcurrent in DISCHARGE Mode Protection
- Overload in DISCHARGE Mode Protection
- Short Circuit in CHARGE Mode Protection
- Overtemperature in CHARGE Mode Protection
- Overtemperature in DISCHARGE Mode Protection
- · Precharge Timeout Protection
- Fast Charge Timeout Protection

8.3.22 Gas Gauging

This device uses the Impedance Track technology to measure and determine the available charge in battery cells. The accuracy achieved using this method is better than 1% error over the lifetime of the battery. There is no full charge/discharge learning cycle required. See the *Theory and Implementation of Impedance Track Battery Fuel-Gauging Algorithm Application Report* (SLUA364B) for further details.

TEXAS INSTRUMENTS

Feature Description (continued)

8.3.23 Charge Control Features

This device supports charge control features, such as:

- Reports charging voltage and charging current based on the active temperature range—JEITA temperature ranges T1, T2, T3, T4, T5, and T6
- Provides more complex charging profiles, including sub-ranges within a standard temperature range
- Reports the appropriate charging current required for constant current charging and the appropriate charging voltage needed for constant voltage charging to a smart charger, using the bus communication interface
- Selects the chemical state-of-charge of each battery cell using the Impedance Track method, and reduces the voltage difference between cells when cell balancing multiple cells in a series
- Provides pre-charging/zero-volt charging
- Employs charge inhibit and charge suspend if battery pack temperature is out of programmed range
- Reports charging faults and indicates charge status via charge and discharge alarms

8.3.24 Authentication

This device supports security by:

- · Authentication by the host using the SHA-1 method
- The gas gauge requires SHA-1 authentication before the device can be unsealed or allow full access.

8.4 Device Functional Modes

This device supports three modes, but the current consumption varies, based on firmware control of certain functions and modes of operation:

- NORMAL mode: In this mode, the device performs measurements, calculations, protections, and data
 updates every 250-ms intervals. Between these intervals, the device is operating in a reduced power stage to
 minimize total average current consumption.
- SLEEP mode: In this mode, the device performs measurements, calculations, protections, and data updates
 in adjustable time intervals. Between these intervals, the device is operating in a reduced power stage to
 minimize total average current consumption.
- SHUTDOWN mode: The device is completely disabled.

8.4.1 Lifetime Logging Features

The device supports data logging of several key parameters for warranty and analysis:

- Maximum and Minimum Cell Temperature
- Maximum Current in CHARGE or DISCHARGE Mode
- Maximum and Minimum Cell Voltages

8.4.2 Configuration

The device supports accurate data measurements and data logging of several key parameters.

8.4.2.1 Coulomb Counting

The device uses an integrating delta-sigma analog-to-digital converter (ADC) for current measurement. The ADC measures charge/discharge flow of the battery by measuring the voltage across a very small external sense resistor. The integrating ADC measures a bipolar signal from a range of -100 mV to 100 mV, with a positive value when $V_{(SRP)} - V_{(SRN)}$, indicating charge current and a negative value indicating discharge current. The integration method uses a continuous timer and internal counter, which has a rate of 0.65 nVh.

8.4.2.2 Cell Voltage Measurements

The bq78z100 measures the individual cell voltages at 250-ms intervals using an ADC. This measured value is internally scaled for the ADC and is calibrated to reduce any errors due to offsets. This data is also used for calculating the impedance of the individual cell for Impedance Track gas gauging.



Device Functional Modes (continued)

8.4.2.3 Current Measurements

The current measurement is performed by measuring the voltage drop across the external sense resistor (1 m Ω to 3 m Ω) and the polarity of the differential voltage determines if the cell is in the CHARGE or DISCHARGE mode.

8.4.2.4 Auto Calibration

The auto-calibration feature helps to cancel any voltage offset across the SRP and SRN pins for accurate measurement of the cell voltage, charge/discharge current, and thermistor temperature. The auto-calibration is performed when there is no communication activity for a minimum of 5 s on the bus lines.

8.4.2.5 Temperature Measurements

This device has an internal sensor for on-die temperature measurements, and the ability to support external temperature measurements via the external NTC on the TS1 pin. These two measurements are individually enabled and configured.

www.ti.com.cn

9 Applications and Implementation

9.1 Application Information


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

The bq78z100 gas gauge is a primary protection device that can be used with a 1-series or 2-series Li-lon/Li Polymer battery pack. To implement and design a comprehensive set of parameters for a specific battery pack, the user needs Battery Management Studio (bqSTUDIO), which is a graphical user-interface tool installed on a PC during development. The firmware installed in the product has default values, which are summarized in the bq78z100 Technical Reference Manual (SLUUB63) for this product. Using the bqSTUDIO tool, these default values can be changed to cater to specific application requirements during development once the system parameters, such as fault trigger thresholds for protection, enable/disable of certain features for operation, configuration of cells, chemistry that best matches the cell used, and more are known. This data can be referred to as the "golden image."

9.2 Typical Applications

The following is the bq78z100 application schematic for the 2-series configuration.



Note: The input filter capacitors of 0.1 μF for the SRN and SRP pins must be located near the pins of the device.

Figure 22. bq78z100 2-Series Cell Typical Implementation

9.2.1 Design Requirements (Default)

Design Parameter	Example
Cell Configuration	2s1p (2-series with 1 Parallel)
Design Capacity	4400 mAH
Device Chemistry	100 (LiCoO2/graphitized carbon)



Typical Applications (continued)

Design Parameter	Example		
Cell Overvoltage at Standard Temperature	4300 mV		
Cell Undervoltage	2500 mV		
Shutdown Voltage	2300 mV		
Overcurrent in CHARGE Mode	6000 mA		
Overcurrent in DISCHARGE Mode	−6000 mA		
Short Circuit in CHARGE Mode	0.1 V/Rsense across SRP, SRN		
Short Circuit in DISCHARGE 1 Mode	0.1 V/Rsense across SRP, SRN		
Safety Over Voltage	4500 mV		
Cell Balancing	Disabled		
Internal and External Temperature Sensor	Enabled		
Under Temperature Charging	0°C		
Under Temperature Discharging	0°C		
BROADCAST Mode	Enabled		
I ² C Interface	Enabled		

9.2.2 Detailed Design Procedure

9.2.2.1 Setting Design Parameters

For the firmware settings needed for the design requirements, refer to the *bq78z100 Technical Reference Manual* (SLUUB63).

- To set the 2s1p battery pack, go to data flash *Configuration: DA Configuration* register's bit 0 (CC0) = 1.
- To set design capacity, set the data flash value to 4400 in the Gas Gauging: Design: Design Capacity register.
- To set device chemistry, go to data flash **SBS Configuration: Data: Device Chemistry**. The bqStudio software automatically populates the correct chemistry identification. This selection is derived from using the bqCHEM feature in the tools and choosing the option that matches the device chemistry from the list.
- To protect against cell overvoltage, set the data flash value to 4300 in *Protections: COV: Standard Temp*.
- To protect against cell undervoltage, set the data flash value to 2500 in the *Protections: CUV* register.
- To set the shutdown voltage to prevent further pack depletion due to low pack voltage, program Power: Shutdown: Shutdown voltage = 2300.
- To protect against large charging currents when the AC adapter is attached, set the data flash value to 6000 in the *Protections: OCC: Threshold* register.
- To protect against large discharging currents when heavy loads are attached, set the data flash value to -6000 in the *Protections: OCD: Threshold* register.
- Program a short circuit delay timer and threshold setting to enable the operating the system for large short transient current pulses. These two parameters are under *Protections: ASCC: Threshold* = 100 for charging current. The discharge current setting is Protections: ASCD:Threshold = −100 mV.
- To prevent the cells from overcharging and adding a second level of safety, there is a register setting that will shut down the device if any of the cells voltage measurement is greater than the Safety Over Voltage setting for greater than the delay time. Set this data flash value to 4500 in **Permanent Fail: SOV: Threshold**.
- To disable the cell balancing feature, set the data flash value to 0 in **Settings: Configuration: Balancing Configuration**: bit 0 (CB).
- To enable the internal temperature and the external temperature sensors: Set **Settings:Configuration: Temperature Enable**: Bit 0 (TSInt) = 1 for the internal sensor; set Bit 1 (TS1) = 1 for the external sensor.
- To prevent charging of the battery pack if the temperature falls below 0°C, set **Protections: UTC:Threshold** = 0.
- To prevent discharging of the battery pack if the temperature falls below 0°C, set **Protections: UTD:Threshold** = 0.

Each parameter listed for fault trigger thresholds has a delay timer setting associated for any noise filtering. These values, along with the trigger thresholds for fault detection, may be changed based upon the application requirements using the data flash settings in the appropriate register stated in the *bq78z100 Technical Reference Manual* (SLUUB63).

9.2.3 Calibration Process

The calibration of Current, Voltage, and Temperature readings is accessible by writing 0xF081 or 0xF082 to ManufacturerAccess(). A detailed procedure is included in the bq78z100 Technical Reference Manual (SLUUB63) in the Calibration section. The description allows for calibration of Cell Voltage Measurement Offset, Battery Voltage, Pack Voltage, Current Calibration, Coulomb Counter Offset, PCB Offset, CC Gain/Capacity Gain, and Temperature Measurement for both internal and external sensors.

9.2.4 Gauging Data Updates

When a battery pack enabled with the bq78z100 is first cycled, the value of FullChargeCapacity() updates several times. Figure 23 shows RemainingCapacity() and FullChargeCapacity(), and where those updates occur. As part of the Impedance Track algorithm, it is expected that FullChargeCapacity() may update at the end of charge, at the end of discharge, and at rest.

9.2.4.1 Application Curve




Figure 23. Gauging Data Updates



10 Power Supply Requirements

There are two inputs for this device, the PACK input and VC2. The PACK input can be an unregulated input from a typical AC adapter. This input should always be greater than the maximum voltage associated with the number of series cells configured. The input voltage for the VC2 pin will have a minimum of 2.2 V to a maximum of 26 V with the recommended external RC filter.

TEXAS INSTRUMENTS

11 Layout

11.1 Layout Guidelines

- The layout for the high-current path begins at the PACK+ pin of the battery pack. As charge current travels through the pack, it finds its way through protection FETs, a chemical fuse, the lithium-ion cells and cell connections, and the sense resistor, and then returns to the PACK- pin. In addition, some components are placed across the PACK+ and PACK- pins to reduce effects from electrostatic discharge.
- The N-channel charge and discharge FETs must be selected for a given application. Most portable battery applications are a good option for the CSD16412Q5A. These FETs are rated at 14-A, 25-V device with Rds(on) of 11 m Ω when the gate drive voltage is 10 V. The gates of all protection FETs are pulled to the source with a high-value resistor between the gate and source to ensure they are turned off if the gate drive is open. The capacitors (both 0.1 μ F values) placed across the FETs are to help protect the FETs during an ESD event. The use of two devices ensures normal operation if one of them becomes shorted. For effective ESD protection, the copper trace inductance of the capacitor leads must be designed to be as short and wide as possible. Ensure that the voltage rating of both these capacitors are adequate to hold off the applied voltage if one of the capacitors becomes shorted.
- The quality of the Kelvin connections at the sense resistor is critical. The sense resistor must have a temperature coefficient no greater than 50 ppm in order to minimize current measurement drift with temperature. Choose the value of the sense resistor to correspond to the available overcurrent and short-circuit ranges of the bq78z100. Select the smallest value possible in order to minimize the negative voltage generated on the bq78z100 VSS node(s) during a short circuit. This pin has an absolute minimum of –0.3 V. Parallel resistors can be used as long as good Kelvin sensing is ensured. The device is designed to support a 1-mΩ to 3-mΩ sense resistor.
- A pair of series 0.1-µF ceramic capacitors is placed across the PACK+ and PACK- pins to help in the
 mitigation of external electrostatic discharges. The two devices in series ensure continued operation of the
 pack if one of the capacitors becomes shorted. Optionally, a transorb such as the SMBJ2A can be placed
 across the pins to further improve ESD immunity.
- In reference to the gas gauge circuit the following features require attention for component placement and layout; Differential Low-Pass Filter, I²C communication and PBI (Power Backup Input).
- The bq78z100 uses an integrating delta-sigma ADC for current measurements. Add a 100-Ω resistor from the sense resistor to the SRP and SRN inputs of the device. Place a 0.1-μF filter capacitor across the SRP and SRN inputs. Optional 0.1-μF filter capacitors can be added for additional noise filtering for each sense input pin to ground, if required for your circuit. Place all filter components as close as possible to the device. Route the traces from the sense resistor in parallel to the filter circuit. Adding a ground plane around the filter network can add additional noise immunity.




Figure 24. bq78z100 Differential Filter

- The bq78z100 has an internal LDO that is internally compensated and does not require an external decoupling capacitor. The PBI pin is used as a power supply backup input pin, providing power during brief transient power outages. A standard 2.2-µF ceramic capacitor is connected from the PBI pin to ground, as shown in application example.
- The I²C clock and data pins have integrated high-voltage ESD protection circuits; however, adding a Zener



Layout Guidelines (continued)

diode and series resistor provides more robust ESD performance. The I^2C clock and data lines have an internal pull-down. When the gas gauge senses that both lines are low (such as during removal of the pack), the device performs auto-offset calibration and then goes into SLEEP mode to conserve power.

11.2 Layout Example




Figure 25. bq78z100 Board Layout

TEXAS INSTRUMENTS

12 器件和文档支持

12.1 文档支持

更多信息,请参见《bg78z100 技术参考手册》(文献编号: SLUUB63)。

12.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 商标

Impedance Track, E2E are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

12.4 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.



13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 要获得这份数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品	应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
DLP® 产品	www.dlp.com	能源	www.ti.com/energy	
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
微控制器 (MCU)	www.ti.com.cn/microcontrollers			
RFID 系统	www.ti.com.cn/rfidsys			
OMAP应用处理器	www.ti.com/omap			
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2015, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ78Z100DRZR	ACTIVE	SON	DRZ	12	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ78 Z100	Samples
BQ78Z100DRZT	ACTIVE	SON	DRZ	12	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	BQ78 Z100	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- Small Outline No-Lead (SON) package configuration.

C. Small Outline No—Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

This package is lead-free.



DRZ (R-PDSO-N12)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




NOTE: All linear dimensions are in millimeters



DRZ (S-PDSO-N12)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A.

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司