

bq24273 ZHCSA10 – JULY 2012

带有

集成感测元件的 2.5A,单输入,单节开关模式锂离子电池充电器

查询样品: bq24273

特性

- 带有集成电流感测元件的高效开关模式充电器
- 单输入充电器
 - 额定 20V 输入,带有 10.5V 过压保护 (OVP)
 - 集成场效应晶体管 (FET) 可使充电率高达 2.5A
- 集成充电电流感测元件可减少物料清单 (BOM) 数 量并节省电路板空间
- 安全且准确的电池管理功能
 - 电池调节精度 0.5%
 - 充电电流精度 10%
- 基于电压的,负温度系数热敏电阻 (NTC) 监控输入(TS)
 - 与 JEITA 标准兼容
- 针对输出电流控制的热调节保护
- 电池 (BAT) 短路保护
- 降低涌入电流的软启动特性
- 热关断和保护
- 采用小型 49 焊球晶圆级芯片封装 (WCSP) 或者四 方扁平无引线 (QFN)-24 封装

应用范围

- 手持产品
- 便携式媒体播放器
- 便携式设备
- 平板电脑和便携式互联网器件

应用电路原理图



说明

 $\overline{\Lambda}\overline{\Lambda}$

bq24273 是一款高度集成的单节锂离子电池充电器,针对空间有限且带有高容量电池的便携式应用,此充电器集成 了充电电流感测元件。单节充电器可由一个专用电源供电运行,例如墙式充电器或者针对多用途解决方案的无线电 源。集成的电流感测元件免除了对于外部感测电阻器的需要,从而减少了总体解决方案尺寸和外部组件数量。

电池充电有三个阶段:预充电、快速充电恒定电流和恒定电压。在所有的充电阶段,一个内部控制环路监测 IC 结 温并且在超过内部温度阀值的情况下减少充电电流。根据用户可选最小电流水平,充电可被终止。在一个安全定时器防止对已损坏电池持续充电的同时,一个软件安全装置为 I2C 接口提供了一个安全备份。正常运行期间,如果电池电压下降至低于一个内部阀值, bq24273 自动重新启动充电周期;并且当输入电源被移除后,自动进入睡眠模式或者高阻抗模式。可使用 I2C 接口将充电状态报告给主机。此外,还包括一个基于电压的电池组热敏电阻器监控输入 (TS) 来监控电池温度以实现安全充电。bq24273 的 TS 功能与 JEITA 标准兼容。

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

	ORDERING INFORMATION					
PART NUMBER	OVP	NTC MONITORING (TS)	JEITA COMPATIBLE	PACKAGE		
bq24273YFFR	10.5 V	Yes	Yes	WCSP		
bq24273YFFT	10.5 V	Yes	Yes	WCSP		

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
	IN	-2	20	V
Pin voltage range (with	BYP, PMID, BOOT	-0.3	20	V
respect to VSS)	SW	-0.7	12	V
	CS+, BAT, BGATE, DRV, STAT, INT, SDA, SCL, CD,TS	-0.3	7	V
BOOT to SW		-0.3	7	V
Output Current (Continuous)	SW		4.5	А
Input Current (Continuous)	IN		2.75	А
Output Sink Current	STAT, INT		10	mA
Operating free-air temperature	range	-40	85	°C
Junction temperature, T_J	-40	125	°C	
Storage temperature, T _{STG}			150	°C
Lead temperature (soldering, 1	0 s)		300	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

THERMAL INFORMATION

	THERMAL METRIC ⁽¹⁾	bq24273	
		49 PINS (YFF)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance	49.8	
θ_{JCtop}	Junction-to-case (top) thermal resistance	0.2	
θ_{JB}	Junction-to-board thermal resistance	1.1	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	1.1	C/VV
ψ_{JB}	Junction-to-board characterization parameter	6.6	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	n/a	

(1) 有关传统和全新热度量的更多信息,请参阅 *IC 封装热度量* 应用报告 (文献号:SPRA953)。



RECOMMENDED OPERATING CONDITIONS

		MIN	MAX	UNITS
V	IN voltage range	4.2	18 ⁽¹⁾	V
V _{IN}	IN operating range	4.2	10	
I _{IN}	Input current IN input		2.5	А
I _{BAT}	Charging		2.5	А
TJ	Operating junction temperature range	0	125	°C

(1) The inherent switching noise voltage spikes should not exceed the absolute maximum rating on either the BOOT or SW pins. A tight layout minimizes switching noise.

ELECTRICAL CHARACTERISTICS

Circuit of Figure 1, $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0^{\circ}C - 125^{\circ}C$ and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS		MIN	ТҮР	MAX	UNITS
		$V_{UVLO} < V_{IN} < V_{OVP} \text{ AND } V_{IN} > V_{BAT} + V_{SLP},$ PWM switching			15		mA
I _{IN}	Input quiescent current	$V_{UVLO} < V_{IN} < V_{OVP} \text{ AND } V_{IN} > V_{BAT} + V_{SLP},$ PWM NOT switching			5	IIIA	
		0° C< T _J < 85°C, High-Z Mode				175	μA
I _{BATLEAK}	Leakage current from BAT to the supply	$0^{\circ}C < T_{J} < 85^{\circ}C, V_{BAT} = 4.2V, V_{IN} = 0V$				5	μA
I _{BAT_HIZ}	Battery discharge current in high impedance mode, (BAT, SW)	0°C< T _J < 85°C, V _{BAT} = 4.2 V, V _{IN} = 0 V or mode	5 V, High-Z			55	μA
BATTERY CHA	RGER						
P		Measured from BAT to CS+,	YFF pkg		37	57	mΩ
R _{ON(BAT-CS+)}	Internal battery charger MOSFET on-resistance	$V_{BAT} = 4.2V$	RGE pkg		50	70	11122
	Battery regulation voltage			3.5		4.44	V
VBATREG	Detter service in the service	$T_A = 25^{\circ}C$		-0.5%		0.5%	
	Battery regulation voltage accuracy	Over temperature		-1%		1%	
	Charge current programmable range	V _{BATSHRT} < V _{BAT} < V _{BATREG}		550		2500	mA
CHARGE	Fast charge current accuracy	0°C to 125°C		-10%		10%	
VBATSHRT	Battery short threshold	V _{BAT} Rising, 100 mV Hysteresis		2.9	3.0	3.1	V
IBATSHRT	Battery short current	V _{BAT} < V _{BATSHRT}			50.0		mA
t _{DGL(BATSHRT)}	Deglitch time for battery short to fast charge transition				32		ms
ITERM	Termination charge current accuracy	I _{CHARGE} = 50 mA		-35%		35%	
		I _{CHARGE} > 50 mA		-15%		15%	
t _{DGL(TERM)}	Deglitch time for charge termination	Both rising and falling, 2-mV over-drive, t _{RISE} , t _{FALL} = 100 ns			32		ms
V _{RCH}	Recharge threshold voltage	Below V _{BATREG}			120		mV
t _{DGL(RCH)}	Deglitch time	V _{BAT} falling below V _{RCH} , t _{FALL} = 100ns			32		ms
		During battery detection source cycle			3.3		
V _{DETECT}	Battery detection voltage threshold	During battery detection sink cycle			3.0		V
IDETECT	Battery detection current before charge done (sink current)				2.5		mA
t _{DETECT}	Battery detection time				250		ms
V _{IH(CD)}	CD input high logic level			1.3			V
V _{IL(CD)}	CD input low logic level				0.4		V
INPUT PROTEC	CTION						
			I _{INLIM} = 1.5 A	1.35	1.5	1.65 2.8	
I _{INLIM}	Input current limit	VIN=5V, DC current pulled from SW	I _{INLIM} = 2.5 A	2.3	2.5		A
	Input DPM threshold			4.2		4.76	V
V _{IN_DPM}	Input DPM accuracy			-2%		2%	
V _{DRV}	Internal bias regulator voltage			5	5.2	5.45	V
I _{DRV}	DRV Output current			10			mA
V _{DO_DRV}	DRV Dropout voltage (V _{IN} – V _{DRV})	I _{IN} = 1A, V _{IN} = 5V, I _{DRV} = 10mA				450	mV
V _{UVLO}	IC active threshold voltage	V _{IN} rising, 150 mV hysteresis		3.6	3.8	4.0	V
V _{SLP}	Sleep-mode entry threshold, V _{IN} -V _{BAT}	$2.0 \text{ V} \le \text{V}_{BAT} \le \text{V}_{OREG}, \text{ V}_{IN} \text{ falling}$		0	40	100	mV
V _{SLP_EXIT}	Sleep-mode exit hysteresis	$2.0 \text{ V} \leq \text{V}_{\text{BAT}} \leq \text{V}_{\text{OREG}}$		40	100	160	mV

ELECTRICAL CHARACTERISTICS (continued)

Circuit of , $V_{UVLO} < V_{IN} < V_{OVP}$ AND $V_{IN} > V_{BAT} + V_{SLP}$, $T_J = 0^{\circ}C - 125^{\circ}C$ and $T_J = 25^{\circ}C$ for typical values (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
	Deglitch time for supply rising above VSLP+VSLP_EXIT	Rising voltage, 2-mV over drive, $t_{\text{RISE}} = 100 \text{ns}$		30		ms
V _{OVP}	Input supply OVP threshold voltage	IN, V_{IN} Rising, 100 mV hysteresis	10.3	10.5	10.7	V
V _{BOVP}	Battery OVP threshold voltage	V_{BAT} threshold over V_{OREG} to turn off charger during charge	1.025 × V _{BATREG}	1.05 × V _{BATREG}	1.075 × V _{BATREG}	V
	V _{BOVP} hysteresis	Lower limit for V_{BAT} falling from above V_{BOVP}		1		% of V _{BATREG}
VBATUVLO	Battery UVLO threshold voltage			2.5		V
V _{BAT_SOURCE}	Bad source detection threshold			V _{IN_DPM} – 80mV		v
	Bad source detection deglitch			32		ms
I _{LIMIT}	Cycle by cycle current limit		4.1	4.9	5.6	А
T _{SHUTDWN}	Thermal shutdown	10°C Hysteresis		165		С
T _{REG}	Thermal regulation threshold			120		С
	Safety timer accuracy		-20%		20%	
STAT, INT						
I _{IH}	High-level leakage current	V _{/CHG} = V _{/PG} = 5 V			1	μA
V _{OL}	Low-level output saturation voltage	IO = 10 mA, sink current			0.4	V
PWM CONVER	TER					
	Internal top reverse blocking MOSFET on-resistance	I _{IN_LIMIT} = 1.5 A, Measured from _{VIN} to PMIDU		45	80	mΩ
	Internal top N-channel Switching MOSFET on- resistance	Measured from PMID to SW		65	110	mΩ
	Internal bottom N-channel MOSFET on-resistance	Measured from SW to PGND		65	115	mΩ
f _{osc}	Oscillator frequency		1.35	1.50	1.65	MHz
D _{MAX}	Maximum duty cycle			95%		
D _{MIN}	Minimum duty cycle		0			
BATTERY-PAC	CK NTC MONITOR					
V _{HOT}	Libely to see a section of the set of the		29.7	30	30.5	%VDRV
V _{WARM}	High temperature threshold	V _{TS} falling, 1%V _{DRV} Hysteresis	37.9	38.3	39.6	%VDRV
V _{COOL}	Level and a sector of the set of a	V sising 40()/ Ubstandia	56.0	56.5	56.9	%VDRV
V _{COLD}	Low temperature threshold	V _{TS} rising, 1%V _{DRV} Hysteresis	59.5	60	60.4	%VDRV
V _{TSOFF}	TS Disable threshold	V _{TS} rising, 2%V _{DRV} Hysteresis	70		73	%VDRV
t _{DGL(TS)}	Deglitch time on TS change			50		ms
V _{IH}	Input high threshold	V _{PULLUP} = 1.8 V, SDA and SCL	1.3			V
V _{IL}	Input low threshold	V _{PULLUP} = 1.8 V, SDA and SCL			0.4	V
V _{OL}	Output low threshold	I _{SDA} = 10 mA, sink current			0.4	V
I _{IH}	Input high leakage current	V _{PULLUP} = 1.8 V, SDA and SCL		1		μA
t _{watchdog}	Watchdog timer timeout		30			s



BLOCK DIAGRAM





PIN CONFIGURATION

49-Ball WCSP (Top View)



PIN FUNCTIONS

PIN			
NAME	bq24273 (YFF)	I/O	DESCRIPTION
IN	A1-A4	Ι	Input Power Supply. IN is connected to the external DC supply (AC adapter). Bypass IN to PGND with at least a $1\mu F$ ceramic capacitor.
GND	A5-A7	Ι	Ground. Connect to ground plane.
PMID	B1-B4	0	Reverse Blocking MOSFET and High Side MOSFET Connection Point for the input. Bypass PMID to GND with at least a 4.7μ F ceramic capacitor. Use caution when connecting an external load to PMID. The PMID output is not current limited. Any short on PMID will result in damage to the IC.
BYP	B5-B7	0	Bypass for internal circuits. Bypass BYP to GND with at least 0.1μ F of capacitance. Do not connect any external load to BYP.
SW	C1-C7	0	Inductor Connection. Connect to the switched side of the external inductor.
PGND	D1-D7, E1, G7		Ground terminal. Connect to the thermal pad (for QFN only) and the ground plane of the circuit.
N.C.	E2-E3, F5		No Connection. Leave N.C. unconnected.
CD	E4		IC Hardware Disable Input – Drive CD high to place the bq24273 in high-z mode. Drive CD low for normal operation. Do not leave CD unconnected.
SDA	E5		I ² C Interface Data – Connect SDA to the logic rail through a $10k\Omega$ resistor.
SCL	E6		I^2C Interface Clock – Connect SCL to the logic rail through a 10k Ω resistor.
BOOT	E7	I	High Side MOSFET Gate Driver Supply. Connect a 0.01µF ceramic capacitor (voltage rating > 10V) from BOOT to SW to supply the gate drive for the high side MOSFETs.
CS+	F1-F4	I	Current Sense Input. High side connection to internal current sense element. Bypass CS+ locally with at least 10μ F of ceramic capacitance for stability.
INT	F6		Status Output – INT is an open-drain output that signals charging status and fault interrupts. INT pulls low during charging. INT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 128µs pulse is sent out as an interrupt for the host. INT is enabled/disabled using the EN_STAT bit in the control register. Connect INT to a logic rail through a 100k Ω resistor to communicate with the host processor
DRV	F7	0	Gate Drive Supply. DRV is the bias supply for the gate drive of the internal MOSFETs. bypass DRV to PGND with a 1µF ceramic capacitor. DRV may be used to drive external loads up to 10mA. DRV is active whenever the input is connected and $_{VIN} > V_{UVLO}$ and $V_{IN} > (V_{BAT} + V_{SLP})$
BAT	G1-G4	I/O	Battery Connection. Connect to the positive terminal of the battery. Additionally, bypass BAT to GND with a $1\mu F$ capacitor.



PIN FUNCTIONS (continued)

	PIN		
NAME	bq24273 (YFF)	I/O	DESCRIPTION
TS	G5		Battery Pack NTC Monitor. Connect TS to the center tap of a resistor divider from DRV to GND. The NTC is connected from TS to GND. The TS function in the bq24276 provides 2 thresholds for Hot/ Cold shutoff, while the bq24277 has 2 additional thresholds for JEITA compliance. See the <i>NTC Monitor</i> section for more details on operation and selecting the resistor values.
STAT	G6		Status Output – STAT is an open-drain output that signals charging status and fault interrupts. STAT pulls low during charging. STAT is high impedance when charging is complete or the charger is disabled. When a fault occurs, a 128µs pulse is sent out as an interrupt for the host. STAT is enabled/ disabled using the EN_STAT bit in the control register. Pull STAT up to a logic rail through an LED for visual indication or through a 10k Ω resistor to communicate with the host processor.
Thermal Pad	-	_	There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times.

bq24273 ZHCSA10 – JULY 2012 TEXAS INSTRUMENTS

www.ti.com.cn

TYPICAL APPLICATION CIRCUIT



Figure 1. bq24273 Application Circuit



DETAILED DESCRIPTION

The bq24273 is a highly integrated synchronous switch-mode charger featuring integrated MOSFETs and current sense element reducing the count of external components. It is targeted at portable applications with higher capacity batterires powered by 1-cell Li-Ion, LiFePO4 or Li-polymer battery pack. Due to the high efficiency in a wide range of the input voltage and battery voltage, the switching mode charger is a good choice for high speed charging with less power loss and better thermal management.

The bq24273 has two operation states: charge state and high impedance state. In the charge state, the bq24273 supports a precision Li-ion, LiFePO4 or Li-polymer charging system for single-cell applications. In the high impedance state, the bq24273 stops charging and operates in a mode with very low current from IN and battery, to effectively reduce the power consumption when the portable device is in standby mode.

The bq24273 includes an integrated $35m\Omega$ sense resistor that is used to measure the charge current into the battery. As resistors are expected to have a temperature coefficient, the bq24273 includes a compensation mechanism that maintains the accuracy of the charge current as the temperature changes. This allows for a smaller BOM solution allowing the removal of an external high accuracy sense resistor that are typically needed for non-power path charger solutions.

Charge Mode Operation

Charge Profile

There are 5 loops that influence the charge current; constant current loop (CC), constant voltage loop (CV), thermal regulation loop, input current sense loop and input voltage dynamic power management loop (VIN-DPM). During the charging process, all five loops are enabled and the one that is dominate takes control. The bq24273 supports a precision LiFePO4, Li-Ion or Li-Polymer charging systems for single-cell applications. Figure 2 shows a typical charge profile.



Figure 2. Typical Charging Profile of bq24273

PWM Controller in Charge Mode

The bq24273 provides an integrated, fixed-frequency 1.5MHz voltage-mode controller to supply the charge current. The voltage loop is internally compensated and provides enough phase margin for stable operation, allowing the use of small ceramic capacitors with very low ESR.

The input is protected from short circuit by a cycle-by-cycle current limit that is sensed through the high-side MOSFET. The threshold is set to a nominal 5-A peak current. The input also utilizes an input current limit that limits the current from the power source.



Battery Charging Process

When the battery is deeply discharged or shorted (V_{BAT} < $V_{BATSHRT}$), the bq24273 applies a 50mA current to close the pack protector switch and bring the battery voltage up to acceptable charging levels. Once the battery rises above $V_{BATSHRT}$, the charge current is regulated to the value set in the I²C register. If the die temperature does heat up, the thermal regulation circuit reduces the charge current to maintain a die temperature less than 125°C. The slew rate for fast charge current is controlled to minimize the current and voltage over-shoot during transient. The charge current is regulated to I_{OCHARGE} until the battery is charged to the regulation voltage. Once the battery voltage is close to the regulation voltage, V_{BATREG}, the charge current is tapered down as shown in Figure 2. The voltage regulation feedback occurs by monitoring the battery-pack voltage between the BAT and PGND pins. The bq24273 is a fixed single-cell voltage version, with adjustable regulation voltage (3.5V to 4.44V) programmed using the I²C interface.

The bq24273 monitors the charging current during the voltage regulation phase. Once the termination threshold, I_{TERM} , is detected and the battery voltage is above the recharge threshold, the bq24273 terminates the charge cycle and enters battery detection. The termination current level is programmable. To disable the charge current termination, the host sets the charge termination bit (TE) of charge control register to 0, refer to I^2C section for details.

A new charge cycle is initiated when one of the following conditions is detected:

- 1. The battery voltage falls below the V_{BATREG} - V_{RCH} threshold.
- 2. CE bit toggle or RESET bit is set
- 3. HI-Z bit toggle

Battery Detection

When termination conditions are met, a battery detection cycle is started. During battery detection, I_{DETECT} is pulled from V_{BAT} for t_{DETECT} to verify there is a battery. If the battery voltage remains above V_{DETECT} for the full duration of t_{DETECT} , a battery is determined to present and the IC enters "Charge Done". If V_{BAT} falls below V_{DETECT} , a "Battery Not Present" fault is signaled and battery detection continues. The next cycle of battery detection, the bq2427x turns on $I_{BATSHORT}$ for t_{DETECT} . If V_{BAT} rises to V_{DETECT} , the current source is turned off and after t_{DETECT} , the battery detection continues through another current sink cycle. Battery detection continues until charge is disabled or a battery is detected. Once a battery is detected, the fault status clears and a new charge cycle begins. Battery detection is not run when termination is disabled.

DEFAULT Mode

DEFAULT mode is used when I²C communication is not available. DEFAULT mode is entered in the following situations:

- 1. When the charger is enabled and V_{BAT} <3.6V before I²C communication is established
- 2. When the watchdog timer expires without a reset from the I^2C interface and the safety timer has not expired.
- 3. When the device comes out of any fault condition (sleep mode, OVP, faulty adapter mode, etc.) before I²C communication is established

In default mode, the I²C registers are reset to the default values. The 27 min safety timer is reset and starts when DEFAULT mode is entered. The default value for V_{BATREG} is 3.6V, and the default value for I_{CHARGE} is 1A. The input current limit for the IN input is set to 1.5A. Default mode is exited by programming the I²C interface. Note that if termination is enabled and charging has terminated, a new charge cycle is NOT initiated when entering DEFAULT mode.

Safety Timer and Watchdog Timer

At the beginning of charging process, the bq24273 starts the safety timer. This timer is active during the entire charging process. If charging has not terminated before the safety timer expires, charging is halted and the CE bit is written to a "1". The length of the safety timer is selectable using the I²C interface. A single 128µs pulse is sent on the STAT and INT outputs and the STATx bits of the status registers are updated in the I²C. The /CE bit must be toggled in order to clear the safety timer fault. The safety timer duration is selectable using the TMR_X bits in the Safety Timer Register/ NTC Monitor register. Changing the safety timer duration resets the safety timer. If the safety timer expires, charging is disabled (CE changed to a "1"). This function prevents continuous charging of a defective battery if the host fails to reset the safety timer.



In addition to the safety timer, the bq24273 contains a watchdog timer that monitors the host through the I^2C interface. Once a read/write is performed on the I^2C interface, a 30-second timer (t_{WATCHDOG}) is started. The 30-second timer is reset by the host using the I2C interface. This is done by writing a "1" to the reset bit (TMR_RST) in the control register. The TMR_RST bit is automatically set to "0" when the 30-second timer expires, the IC enters DEFAULT mode where the default register values are loaded, the safety timer restarts at 27minutes and charging continues. The I^2C may be accessed again to reinitialize the desired values and restart the watchdog timer as long as the 27 minute safety timer has not expired. The watchdog timer flow chart is shown in Figure 3.



Figure 3. The Watchdog Timer Flow Chart for bq24273

Hardware Chip Disable Input (CD)

The bq24273 contains a CD input that is used to disable the IC and place the bq24273 into high-impedance mode. Drive CD low to enable charge and enter normal operation. Drive CD high to disable charge and place the bq24273 into high-impedance mode. Driving CD high during DEFAULT mode resets the safety timer. Driving CD high during HOST mode resets the safety timer.



LDO Output (DRV)

The bq24273 contains a linear regulator (DRV) that is used to supply the internal MOSFET drivers and other circuitry. Additionally, DRV supplies up to 10mA external loads to power the STAT. The maximum value of the DRV output is 5.45V. The LDO is on whenever a supply is connected to the IN input of the bq24273. The DRV is disabled under the following conditions:

- 1. $V_{SUPPLY} < UVLO$
- 2. $V_{SUPPLY} < V_{SLP}$
- 3. Thermal Shutdown

External NTC Monitoring (TS)

The I²C interface allows the user to easily implement the JEITA standard for systems where the battery pack thermistor is monitored by the host. Additionally, the bq24273 provides a flexible, voltage based TS input for monitoring the battery pack NTC thermistor. The voltage at TS is monitored to determine that the battery is at a safe temperature during charging. The bq24273 enable the user to easily implement the JEITA standard for charging temperature. The JEITA specification is shown in Figure 4.



Figure 4. Charge Current During TS Conditions

To satisfy the JEITA requirements, four temperature thresholds are monitored; the cold battery threshold ($T_{NTC} < 0^{\circ}C$), the cool battery threshold ($0^{\circ}C < T_{NTC} < 10^{\circ}C$), the warm battery threshold ($45^{\circ}C < TNTC < 60^{\circ}C$) and the hot battery threshold (TNTC > 60^{\circ}C). These temperatures correspond to the V_{COLD}, V_{COOL}, V_{WARM}, and V_{HOT} thresholds. Charging is suspended and timers are suspended when V_{TS} < V_{HOT} or V_{TS} > V_{COLD}. When V_{HOT} < V_{TS} < V_{WARM}, the battery regulation voltage is reduced by 140mV from the programmed regulation threshold. When V_{COOL} < V_{TS} < V_{COLD}, the charging current is reduced to half of the programmed charge current.

The TS function is voltage based for maximum flexibility. Connect a resistor divider from DRV to GND with TS connected to the center tap to set the threshold. The connections are shown in Figure 5. The resistor values are calculated using the following equations:

$$RLO = \frac{V_{DRV} \times RCOLD \times RHOT \times \left[\frac{1}{V_{COLD}} - \frac{1}{V_{HOT}}\right]}{RHOT \times \left[\frac{V_{DRV}}{V_{HOT}} - 1\right] - RCOLD \times \left[\frac{V_{DRV}}{V_{COLD}} - 1\right]}$$



(2)

$$RHI = \frac{\frac{V_{DRV}}{V_{COLD}} - 1}{\frac{1}{RLO} + \frac{1}{RCOLD}}$$

Where:

$$\label{eq:V_cold} \begin{split} V_{\text{COLD}} &= 0.60 \times V_{\text{DRV}} \\ V_{\text{HOT}} &= 0.30 \times V_{\text{DRV}} \end{split}$$

Where RHOT is the NTC resistance at the hot temperature and RCOLD is the NTC resistance at cold temperature.

The WARM and COOL thresholds are not independently programmable. The COOL and WARM NTC resistances for a selected resistor divider are calculated using the following equations:

$$RCOOL = \frac{RLO \times 0.564 \times RHI}{RLO - RLO \times 0.564 - RHI \times 0.564}$$
(3)
$$RWARM = \frac{RLO \times 0.383 \times RHI}{RLO - RLO \times 0.383 - RHI \times 0.383}$$
(4)





Thermal Regulation and Protection

During the charging process, to prevent chip overheating, bq24273 monitors the junction temperature, T_J, of the die and begins to taper down the charge current once T_J reaches the thermal regulation threshold, T_{REG}. The charge current is reduced to zero when the junction temperature increases about 10°C above T_{REG}. Once the charge current is reduced, the system current is reduced while the battery supplements the load to supply the system. This may cause a thermal shutdown of the bq24273 if the die temperature rises too high. At any state, if T_J exceeds T_{SHTDWN}, bq24273 suspends charging and disables the buck converter. During thermal shutdown mode, the PWM is turned off, all timers are suspended, and a single 128µs pulse is sent on the STAT and INT outputs and the STATx and FAULT_x bits of the status registers are updated in the l²C. A new charging cycle begins when T_J falls below T_{SHTDWN} by approximately 10°C.



Input Voltage Protection in Charge Mode

Sleep Mode

The bq24273 enters the low-power sleep mode if the voltage on V_{SUPPLY} falls below sleep-mode entry threshold, V_{BAT}+V_{SLP}, and V_{VBUS} is higher than the undervoltage lockout threshold, V_{UVLO}. This feature prevents draining the battery during the absence of V_{SUPPLY}. When V_{SUPPLY} < V_{BAT}+ V_{SLP}, the bq24273 turns off the PWM converter and sends a single 128µs pulse on the STAT and INT outputs and updates the STATx and FAULT_x bits in the status registers. Once V_{SUPPLY} > V_{BAT}+ V_{SLP}, the STATx and FAULT_x bits are cleared and the device initiates a new charge cycle.

Input Voltage Based DPM

During normal charging process, if the input power source is not able to support the programmed or default charging current, the supply voltage will decease. Once the supply drops to V_{IN_DPM} (default 4.76V), the input current limit is reduced down to prevent further supply drop. When the IC enters this mode, the charge current is lower than the set value and the DPM_STATUS bit is set (Bit 5 in Register 05H). This feature ensures IC compatibility with adapters with different current capabilities without a hardware change.

Bad Source Detection

When a source is connected to IN, the bq24273 runs a Bad Source Detection procedure to determine if the source is strong enough to provide some current to charge the battery. A current sink is turned on (75mA) for 32ms. If the source is valid after the 32ms ($V_{BADSOURCE} < V_{SUPPLY} < V_{OVP}$), the buck converter starts up and normal operation continues. If the supply voltage falls below V_{BAD_SOURCE} during the detection, the current sink shuts off for 2s and then retries, a single 128µs pulse is sent on the STAT and INT outputs and the STATx and FAULT_x bits of the status registers and the battery/supply status registers are updated in the I²C. The detection circuits retries continuously until a valid source is detected after the detection time. If during normal operation the source falls to V_{BAD_SOURCE} , the bq24273 turns off the PWM converter and sends a single 128µs pulse is sent on the STAT and INT outputs and the STATx and FAULT_x bits of the status registers are updated in the I2C. Once a good source is detected, the STATx and FAULT_x bits are cleared and the device returns to normal operation.

Input Over-Voltage Protection

The bq24273 provides over-voltage protection on the input that protects downstream circuitry. The built-in input over-voltage protection to protect the device and other components against damage from overvoltage on the input supply (Voltage from V_{IN} to PGND). During normal operation, if V_{SUPPLY} > V_{OVP}, the bq24273 turns off the PWM converter and sends a single 128µs pulse is sent on the STAT and INT outputs and the STATx and FAULT_x bits of the status registers and the battery/supply status registers are updated in the I2C. Once the OVP fault is removed, the STATx and FAULT_x bits are cleared and the device returns to normal operation.

To allow operation with some unregulated adapters, the OVP circuit is not active during Bad Source Detection. This provides some time for the current sink to pull the unregulated adapter down into an acceptable range. If the adapter voltage is high at the end of the detection, the startup of the PWM converter does not occur. The OVP circuit is active during normal operation, so if the system standby current plus the charge current is not enough to pull down the source, operation is suspended.

Charge Status Outputs (STAT, INT)

The STAT output is used to indicate operation conditions for bq24273. STAT is pulled low during charging when EN_STAT bit in the control register (0x02h) is set to "1". When charge is complete or disabled, STAT is high impedance. When a fault occurs, a 128-µs pulse (interrupt) is sent out to notify the host. The status of STAT during different operation conditions is summarized in Table 1. STAT drives an LED for visual indication or can be connected to the logic rail for host communication. The EN_STAT bit in the control register (00H) is used to enable/disable the charge status for STAT. The interrupt pulses are unaffected by EN_STAT and will always be shown. The INT output is identical to STAT and is used to interface with a low voltage host processor.

Charge State	STAT and INT behavior
Charge in progress and EN_STAT=1	Low
Other normal conditions	High-Impedance
Status Changes: Supply Status Change (plug in or removal), safety timer fault, watchdog expiration, sleep mode, battery temperature fault (TS), battery fault (OVP or absent), thermal shutdown	128-µs pulse, then High Impedance

Table 1. STAT Pin Summary



SERIAL INTERFACE DESCRIPTION

The bq24273 uses an I²C compatible interface to program charge parameters. I²CTM is a 2-wire serial interface developed by Philips Semiconductor (see I2C-Bus Specification, Version 2.1, January 2000). The bus consists of a data line (SDA) and a clock line (SCL) with pull-up structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I2C compatible devices connect to the I²C bus through open drain I/O pins, SDA and SCL. A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer. A slave device receives and/or transmits data on the bus under control of the master device.

The bq24273 device works as a slave and supports the following data transfer modes, as defined in the I^2C BusTM Specification: standard mode (100 kbps) and fast mode (400 kbps). The interface adds flexibility to the battery charging solution, enabling most functions to be programmed to new values depending on the instantaneous application requirements. Register contents remain intact as long as battery voltage remains above 2.5 V (typical). The I^2C circuitry is powered from IN when a supply is connected. If the IN supply is not connected, the I2C circuitry is powered from the battery through BAT. The battery voltage must stay above 2.5V with no input connected in order to maintain proper operation.

The data transfer protocol for standard and fast modes is exactly the same; therefore, they are referred to as the F/S-mode in this document. The bq24273 devices only support 7-bit addressing. The device 7-bit address is defined as '1101011' (6Bh).

F/S Mode Protocol

The master initiates data transfer by generating a start condition. The start condition is when a high-to-low transition occurs on the SDA line while SCL is high, as shown in Figure 6. All I^2C -compatible devices should recognize a start condition.



Figure 6. START and STOP Condition

The master then generates the SCL pulses, and transmits the 8-bit address and the read/write direction bit R/W on the SDA line. During all transmissions, the master ensures that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse (see Figure 7). All devices recognize the address sent by the master and compare it to their internal fixed addresses. Only the slave device with a matching address generates an acknowledge (see Figure 8) by pulling the SDA line low during the entire high period of the ninth SCL cycle. Upon detecting this acknowledge, the master knows that communication link with a slave has been established.



Figure 7. Bit Transfer on the Serial Interface

TEXAS INSTRUMENTS

bq24273 ZHCSA10 –JULY 2012

www.ti.com.cn

The master generates further SCL cycles to either transmit data to the slave (R/W bit 1) or receive data from the slave (R/W bit 0). In either case, the receiver needs to acknowledge the data sent by the transmitter. So an acknowledge signal can either be generated by the master or by the slave, depending on which one is the receiver. The 9-bit valid data sequences consisting of 8-bit data and 1-bit acknowledge can continue as long as necessary. To signal the end of the data transfer, the master generates a stop condition by pulling the SDA line from low to high while the SCL line is high (see Figure 9). This releases the bus and stops the communication link with the addressed slave. All I²C compatible devices must recognize the stop condition. Upon the receipt of a stop condition, all devices know that the bus is released, and wait for a start condition followed by a matching address. If a transaction is terminated prematurely, the master needs sending a STOP condition to prevent the slave I2C logic from remaining in an incorrect state. Attempting to read data from register addresses not listed in this section result in FFh being read out.











REGISTER DESCRIPTION

Status/Control Register (READ/WRITE) Memory location: 00, Reset state: 0xxx 0xxx

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	TMR_RST	Read/Write	Write: TMR_RST function, write "1" to reset the watchdog timer (auto clear) Read: Always 0
B6	STAT_2	Read only	000- No Valid Source Detected
B5	STAT_1	Read only	001- IN Ready
B4	STAT_0	Read only	010- NA 011- Charging 100- NA 101- Charge Done 110- NA 111- Fault
B3	NA	Read/Write	0-Set always to 0
B2	FAULT_2	Read only	000-Normal
B1	FAULT_1	Read only	001- Thermal Shutdown
B0(LSB)	FAULT_0	Read only	010- Battery Temperature Fault 011- Watchdog Timer Expired 100- Safety Timer Expired 101- Supply Fault 110- NA 111- Battery Fault

Battery/ Supply Status Register (READ/WRITE) Memory location: 01, Reset state: xxxx 0xxx

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	INSTAT1	Read Only	00-Normal
B6	INSTAT0	Read Only	01-Supply OVP 10-Weak Source Connected (No Charging) 11- VIN <vuvlo< td=""></vuvlo<>
B5	NA	Read Only	NA
B4	NA	Read Only	NA
B3	NA	Read/Write	NA
B2	BATSTAT1	Read Only	00-Battery Present and Normal
B1	BATSTAT0	Read Only	01-Battery OVP 10-Battery Not Present 11- NA
B0 (LSB)	EN_NOBATO P	Read/ Write	0-Normal Operation 1-Enables No Battery Operation when termination is disabled (default 0)

EN_NOBATOP (No Battery Operation with Termination Disabled)

The EN_NOBATOP bit is used to enable operation when termination is disabled and no battery is connected. This is useful for factory mode cases where it is desired to do a GSM calibration in the factory. For this application, the TE bit (Bit 2 in Register 0x02h) should be set to a "0" to disable termination and the EN_NOBATOP should be set to a "1". This feature should not be used during normal operation as it disables the BATOVP and the reverse boost protection circuits.

Control Register (READ/WRITE) Memory location: 02, Reset state: 1000 1100

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	RESET	Write Only	Write: 1-Reset all registers to default values 0-No effect Read: always get "1"
B6	NA	Read/Write	NA
B5	NA	Read/Write	NA
B4	NA	Read/Write	NA
В3	EN_STAT	Read/Write	 1-Enable STAT output to show charge status, 0-Disable STAT output for charge status. Fault interrupts are still show even when EN_STAT = 0. (default 1)
B2	TE	Read/Write	1-Enable charge current termination,0-Disable charge current termination (default 1)
B1	CE	Read/Write	1-Charger is disabled 0-Charger enabled (default 0)
B0 (LSB)	HZ_MODE	Read/Write	1-High impedance mode 0-Not high impedance mode (default 0)

RESET Bit

The RESET bit in the control register (0x02h) is used to reset all the charge parameters. Write "1" to RESET bit to reset all the registers to default values and place the bq24273 into DEFAULT mode and turn off the watchdog timer. The RESET bit is automatically cleared to zero once the bq24273 enters DEFAULT mode.

CE Bit (Charge Enable)

The \overline{CE} bit in the control register (0x02h) is used to disable or enable the charge process. A low logic level (0) on this bit enables the charge and a high logic level (1) disables the charge. When charge is disabled, the battery is disconnected from the CS+.

HZ_MODE Bit (High Impedance Mode Enable)

The HZ_MODE bit in the control register (0x02h) is used to disable or enable the high impedance mode. A low logic level (0) on this bit enables the IC and a high logic level (1) puts the IC in a low quiescent current state called high impedance mode.

Control/Battery Voltage Register (READ/WRITE) Memory location: 03, Reset state: 0001 0100

BIT	NAME	Read/Write	FUNCTION						
B7(MSB)	V _{BREG5}	Read/Write	Battery Regulation Voltage: 640mV (default 0)						
B6	V _{BREG4}	Read/Write	Battery Regulation Voltage: 320mV (default 0)						
B5	V _{BREG3}	Read/Write	ttery Regulation Voltage: 160mV (default 0)						
B4	V _{BREG2}	Read/Write	attery Regulation Voltage: 80mV (default 1)						
B3	V _{BREG1}	Read/Write	attery Regulation Voltage: 40mV (default 0)						
B2	V _{BREG0}	Read/Write	attery Regulation Voltage: 20mV (default 1)						
B1	I _{INLIMIT_IN}	Read/Write	Input Limit for IN input 0 – 1.5A 1 – 2.5A (default 0)						
B0(LSB)	NA	Read/Write	NA						

• Charge voltage range is 3.5V-4.44V with the offset of 3.5V and step of 20mV (default 3.6V).



Vender/Part/Revision Register (READ only) Memory location: 04, Reset state: 0100 0000

BIT	NAME	Read/Write	FUNCTION						
B7(MSB)	Vender2	Read only	Vender Code: bit 2 (default 0)						
B6	Vender1	Read only	Vender Code: bit 1 (default 1)						
B5	Vender0	Read only	Vender Code: bit 0 (default 0)						
B4	PN1	Read only	For I2C Address 6Bh:						
B3	PN0	Read only	00: bq24273 01 – 11: Future product spins						
B2	Revision2	Read only	000: Revision 1.0						
B1	Revision1	Read only	001:Revision 1.1						
B0(LSB)	Revision0	Read only	 010: Revision 2.0 100: Revision 2.2 101: Revision 2.3 110-111: Future Revisions 						

Battery Termination/Fast Charge Current Register (READ/WRITE) Memory location: 05, Reset state: 0011 1110

BIT	NAME	Read/Write	FUNCTION					
B7(MSB)	I _{CHRG4}	Read/Write	Charge current: 1200 mA – (default 0)					
B6	I _{CHRG3}	Read/Write	harge current: 600 mA— (default 0)					
B5	I _{CHRG2}	Read/Write	harge current: 300 mA-(default 1)					
B4	I _{CHRG1}	Read/Write	Charge current: 150 mA— (default 1)					
B3	I _{CHRG0}	Read/Write	Charge current: 75 mA (default 0)					
B2	I _{TERM2}	Read/Write	Termination current sense voltage: 200 mA (default 0)					
B1	I _{TERM1}	Read/Write	Termination current sense voltage: 100 mA (default 1)					
B0(LSB)	I _{TERM0}	Read/Write	Termination current sense voltage: 50 mA (default 0)					

Charge current sense offset is 550mA and default charge current is 1000mA

Termination threshold offset is 50mA and default termination current is 150mA

V_{IN-DPM} Voltage/ DPPM Status Register Memory location: 06, Reset state: xx00 0000

BIT	NAME	Read/Write	FUNCTION				
B7(MSB)	NA	Read Only	NA				
B6	DPM_STATUS	Read Only	$1 - V_{IN}$ -DPM mode is active $0 - V_{IN}$ -DPM mode is not active				
B5	NA	Read/Write					
B4	NA	Read/Write	A				
B3	NA	Read/Write	A				
B2	VINDPM2(IN)	Read/Write	IN input V _{IN-DPM} voltage: 320 mV (default 0)				
B1	VINDPM1(IN)	Read/Write	IN input V _{IN-DPM} voltage: 160 mV (default 0)				
B0(LSB)	VINDPM0(IN)	Read/Write	IN input V _{IN-DPM} voltage: 80 mV (default 0)				

• V_{IN-DPM} voltage offset is 4.20 V and default V_{IN-DPM} threshold is 4.20 V.



Safety Timer/ NTC Monitor Register (READ/WRITE) Memory location: 07, Reset state: 1001 1xxx

BIT	NAME	Read/Write	FUNCTION
B7(MSB)	2XTMR_EN	Read/Write	1 – Timer slowed by 2x when in thermal regulation, input current limit, V_{IN_DPM} or DPPM 0 – Timer not slowed at any time (default 0)
B6	TMR_1	Read/Write	Safety Timer Time Limit
B5	TMR_2	Read/Write	00 – 27 minute fast charge 01 – 6 hour fast charge 10 – 9 hour fast charge 11 – Disable safety timers (default 00)
B4	NA	Read/Write	NA
B3	TS_EN	Read/Write	0 – TS function disabled 1 – TS function enabled (default 1)
B2	TS_FAULT1	Read Only	TS Fault Mode:
B1	TS_FAULT0	Read Only	$ \begin{array}{l} 00 & \mbox{Mormal, No TS fault} \\ 01 & \mbox{TS temp} < T_{COLD} \mbox{ or TS temp} > T_{HOT}(Charging suspended) \\ 10 & \mbox{T}_{COOL} > TS temp > T_{COLD} \mbox{ (Charge current reduced by half, bq24273 only)} \\ 11 & \mbox{T}_{WARM} < TS temp < T_{HOT} \mbox{ (Charge voltage reduced by 140mV, bq24273 only)} \\ \end{array} $
B0(LSB)	LOW_CHG	Read/Write	0 – Charge current as programmed in Register 0x05 1 – Charge current half programmed value in Register 0x05 (default 0)

LOW_CHG Bit (Low Charge Mode Enable)

The LOW_CHG bit is used to reduce the charge current to half of the programmed value. This feature is used by systems where battery NTC is monitored by the host and requires a reduced charge current setting or by systems that need a "preconditioning" current for low battery voltages. Write a "1" to this bit to charge at half of the programmed charge current. Write a "0" to this bit to charge at the programmed charge current.



APPLICATION INFORMATION

OUTPUT INDUCTOR AND CAPACITOR SELECTION GUIDELINES

When selecting an inductor, several attributes must be examined to find the right part for the application. First, the inductance value should be selected. The bq24273 is designed to work with 1.5 μ H to 2.2 μ H inductors. The chosen value will have an effect on efficiency and package size. Due to the smaller current ripple, some efficiency gain is reached using the 2.2 μ H inductor, however, due to the physical size of the inductor, this may not be a viable option. The 1.5 μ H inductor provides a good tradeoff between size and efficiency.

Once the inductance has been selected, the peak current must be calculated in order to choose the current rating of the inductor. Use equation 2 to calculate the peak current.

$$I_{\text{PEAK}} = I_{\text{LOAD}(\text{MAX})} \times \left(1 + \frac{\%_{\text{RIPPPLE}}}{2}\right)$$

(5)

The inductor selected must have a saturation current rating less than or equal to the calculated I_{PEAK} . Due to the high currents possible with the bq24273, a thermal analysis must also be done for the inductor. Many inductors have 40°C temperature rise rating. This is the DC current that will cause a 40°C temperature rise above the ambient temperature in the inductor. For this analysis, the typical load current may be used adjusted for the duty cycle of the load transients. For example, if the application requires a 1.5A DC load with peaks at 2.5A 20% of the time, a Δ 40°C temperature rise current must be greater than 1.7A:

$$I_{\text{TEMPRISE}} = I_{\text{LOAD}} + D \times I(_{\text{PEAK}} - I_{\text{LOAD}}) = 1.5A + 0.2 \times (2.5A - 1.5A) = 1.7A$$
(6)

The bq24273 provides internal loop compensation. Using this scheme, the bq24273 is stable with 10μ F to 200μ F of local capacitance. The capacitance on the BAT rail can be higher if distributed amongst the rail. To reduce the output voltage ripple, a ceramic capacitor with the capacitance between 10μ F and 47μ F is recommended for local bypass to CS+.

PCB LAYOUT GUIDELINES

It is important to pay special attention to the PCB layout. The following provides some guidelines:

- To obtain optimal performance, the power input capacitors, connected from the PMID input to PGND, must be placed as close as possible to the bq24273
- Place 4.7µF input capacitor as close to PMID pin and PGND pin as possible to make high frequency current loop area as small as possible. Place 1µF input capacitor GNDs as close to the respective PMID cap GND and PGND pins as possible to minimize the ground difference between the input and PMID_.
- The local bypass capacitor from CS+ to GND should be connected between the CS+ pin and PGND of the IC. The intent is to minimize the current path loop area from the SW pin through the LC filter and back to the PGND pin.
- Place all decoupling capacitor close to their respective IC pin and as close as to PGND (do not place components such that routing interrupts power stage currents). All small control signals should be routed away from the high current paths.
- The PCB should have a ground plane (return) connected directly to the return of all components through vias (two vias per capacitor for power-stage capacitors, one via per capacitor for small-signal components). It is also recommended to put vias inside the PGND pads for the IC, if possible. A star ground design approach is typically used to keep circuit block currents isolated (high-power/low-power small-signal) which reduces noisecoupling and ground-bounce issues. A single ground plane for this design gives good results. With this small layout and a single ground plane, there is no ground-bounce issue, and having the components segregated minimizes coupling between signals.
- The high-current charge paths into IN, BAT, CS+ and from the SW pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces. The PGND pins should be connected to the ground plane to return current through the internal low-side FET.
- For high-current applications, the balls for the power paths should be connected to as much copper in the board as possible. This allows better thermal performance as the board pulls heat away from the IC.



Sample Layout



Figure 10. PCB Layout Example



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24273YFFR	ACTIVE	DSBGA	YFF	49	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24273	Samples
BQ24273YFFT	ACTIVE	DSBGA	YFF	49	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	BQ24273	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

YFF (R-XBGA-N49)

DIE-SIZE BALL GRID ARRAY



C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司