











bq24311

ZHCSCP1 -JULY 2014

bq24311 过压和过流保护 IC 以及 锂电池充电器前端保护 IC

特性

- 针对三个变量提供保护:
 - 输入过压、快速响应小于 1μs
 - 带有电流限制的用户可编程过流
 - 电池过压
- 30V 最大输入电压
- 支持高达 0.3A 的输入电流
- 防止由电流瞬变造成的错误触发
- 过热保护
- 使能输入
- 状态指示

2 应用

- 手机和智能电话
- 掌上电脑 (PDA)
- MP3 播放器
- 低功耗手持器件
- Bluetooth™ 耳机

3 说明

bq24311 是一个高度集成的电路,旨在保护锂离子电 池免受充电电路故障的影响。 该 IC 可持续监视输入电 压、输入电流和电池电压。 输入过压保护通过关断内 部开关立即停止为充电电路供电。 输入保护可将系统 电流限制为用户可编程的值,如果过流情况仍存在,则 在一个消隐周期之后关断导通元件。 此外, 该 IC 还会 监控自身的芯片温度,并在过热时切断电源。


该 IC 可由一个处理器控制并且可为主机提供关于故障 条件的状态信息。

器件信息

| 部件号 | 封装 | 封装尺寸 (标称值) | | | | |
|---------|----------|-----------------|--|--|--|--|
| bq24311 | WSON (8) | 2.00mm x 2.00mm | | | | |

(1) 如需了解所有可用封装,请见数据表末尾的可订购产品附录。

应用信息







目录


| 1 | 特性1 | | 8.1 Overview | 8 |
|---|--------------------------------------|----|--------------------------------------|----|
| 2 | 应用 1 | | 8.2 Functional Block Diagram | 8 |
| 3 | 说明1 | | 8.3 Feature Description | 9 |
| 4 | 应用信息 | | 8.4 Device Functional Modes | 9 |
| 5 | 修订历史记录 | 9 | Application and Implementation | 12 |
| 6 | Pin Configuration and Functions | | 9.1 Typical Application Circuit | 12 |
| 7 | Specifications | 10 | Power Supply Requirements | 16 |
| ′ | 7.1 Absolute Maximum Ratings | 11 | Layout | 17 |
| | 7.2 Handling Ratings | | 11.1 Layout Guidelines | 17 |
| | 7.3 Recommended Operating Conditions | | 11.2 Layout Example | 17 |
| | 7.4 Thermal Information | 12 | 器件和文档支持 | 18 |
| | 7.5 Electrical Characteristics | | 12.1 Trademarks | 18 |
| | 7.6 Timing Requirements | | 12.2 Electrostatic Discharge Caution | 18 |
| | 7.7 Typical Characteristics | | 12.3 术语表 | 18 |
| 8 | Detailed Description8 | 13 | 机械封装和可订购信息 | 18 |

5 修订历史记录

| 日期 | 修订版本 | 注释 |
|-----|------|-------|
| 6 月 | * | 最初发布。 |



6 Pin Configuration and Functions



Pin Functions

| PIN | | | |
|-------------|--------|-----|---|
| | | I/O | DESCRIPTION |
| NAME | ME DSG | | |
| IN | 1 | 1 | Input power, connect to external DC supply. Connect external 1µF ceramic capacitor (minimum) to VSS. |
| OUT | 8 | 0 | Output pin to the charging system. Connect external 1 μF ceramic capacitor (minimum) to VSS. |
| VBAT | 6 | I | Battery voltage sense input. Connect to pack positive pin through a resistor. |
| ILIM | 7 | I/O | Input overcurrent threshold programming. Connect a resistor to VSS to set the overcurrent threshold. |
| CE | 5 | I | Chip enable input. Active low. When $\overline{\text{CE}}$ = High, the input FET is off. Internally pulled down. |
| FAULT | 4 | 0 | Device status, open-drain output. FAULT = Low indicates that the input FET Q1 has been turned on due to input overvoltage, input overcurrent, battery overvoltage, or thermal shutdown. |
| VSS | 2 | _ | Ground pin |
| NC | 3 | | This pin may have internal circuits used for test purposes. Do not make any external connections at these pins for normal operation. |
| Thermal PAD | | _ | There is an internal electrical connection between the exposed thermal pad and the VSS pin of the device. The thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. The VSS pin must be connected to ground at all times. |

7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | | MIN | MAX | UNIT | |
|--------------------------------------|---|------|-----|------|--|
| | IN (with respect to VSS) | -0.3 | 30 | | |
| Input voltage | OUT (with respect to VSS) | -0.3 | 12 | V | |
| | ILIM, FAULT, CE, VBAT (with respect to VSS) | -0.3 | 7 | | |
| Input current | IN | | 0.5 | Α | |
| Output current | OUT | | 0.5 | Α | |
| Output sink current | FAULT | | 15 | mA | |
| Junction temperature, T _J | | -40 | 150 | °C | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.2 Handling Ratings

| | | | MIN | MAX | UNIT |
|------------------|---------------------------|---|-------|------|------|
| T _{stg} | Storage temperature range | | | 150 | °C |
| V _{ESD} | Floatroatatia disabarga | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾ | -2000 | 2000 | V |
| | Electrostatic discharge | Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2) | -500 | 500 | V |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT |
|-------------------|--------------------------|------|-----|------|
| V_{IN} | Input voltage range | 3 | 26 | V |
| I _{IN} | Input current, IN pin | 50 | 300 | mA |
| I _{OUT} | Output current, OUT pin | 50 | 300 | mA |
| R _{ILIM} | OCP Programming resistor | 83.3 | 500 | kΩ |
| TJ | Junction temperature | -40 | 125 | °C |

7.4 Thermal Information

| | THERMAL METRIC ⁽¹⁾ | DSG | LINUTO |
|--------------------|--|--------|--------|
| | THERMAL METRIC** | 8 PINS | UNITS |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 86.3 | |
| $R_{\theta JCtop}$ | Junction-to-case (top) thermal resistance | 116.9 | |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 56.1 | °C/W |
| Ψлт | Junction-to-top characterization parameter | 8.1 | · C/VV |
| ΨЈВ | Junction-to-board characterization parameter | 56.4 | |
| $R_{\theta JCbot}$ | Junction-to-case (bottom) thermal resistance | 25.9 | |

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

^{(2) (2)} JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

over junction temperature range -40°C to 125°C and recommended supply voltage (unless otherwise noted)

| | PARAMETER | TEST COND | ITIONS | MIN | TYP | MAX | UNIT |
|-------------------------|---|---|-----------------------|------|------|------|------|
| IN | | l | | | | | |
| V _(UVLO) | Undervoltage lock-out, input power detected threshold | CE = Low, V _{IN} increasing fro | 2.6 | 2.7 | 2.8 | V | |
| V _(UVLO_HYS) | Hysteresis on UVLO | CE = Low, V _{IN} decreasing from | om 3 V to 0 V | 200 | 260 | 300 | mV |
| I _{DD} | Operating current | $\overline{\text{CE}}$ = Low, No load on OUT p V _{IN} = 5 V, R _(ILIM) = 200 kΩ | oin, | | 400 | 500 | μΑ |
| I _(STDBY) | Standby current | CE = High, V _{IN} = 5 V | | | 65 | 95 | μΑ |
| INPUT TO C | UTPUT CHARACTERISTICS | | | | | | |
| V _(DO) | Drop-out voltage IN to OUT | $\overline{\text{CE}}$ = Low, V_{IN} = 5 V, I_{OUT} = | 0.125 A | | 21 | 35 | mV |
| INPUT OVE | RVOLTAGE PROTECTION | | | | | | |
| V _(OVP) | Input overvoltage protection threshold | CE = Low, V _{IN} increasing fro | m 5V to 7.5 V | 5.71 | 5.85 | 6.00 | V |
| V _{HYS-OVP} | Hysteresis on OVP | CE = Low, V _{IN} decreasing from | om 7.5 V to 5 V | 20 | 60 | 110 | mV |
| INPUT OVE | RCURRENT PROTECTION | | | | | | |
| | Input overcurrent protection threshold range | | | 50 | | 300 | mA |
| I _(OCP) | longit oversumment protection throughold | $\overline{\text{CE}} = \text{Low}, \ \text{R}_{\text{ILIM}} = 200 \ \text{k}\Omega, \\ 3 \ \text{V} \leq \text{V}_{\text{IN}} < \text{V}_{\text{OVP}}$ | $T_J = 0$ °C to 85°C | 110 | 125 | 135 | Δ |
| | Input overcurrent protection threshold | | $T_J = 0$ °C to 125°C | 110 | 125 | 140 | mA |
| BATTERY C | VERVOLTAGE PROTECTION | | | | | | |
| V _(BOVP) | Battery overvoltage protection threshold | $\overline{\text{CE}} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{V}$ | | 4.30 | 4.35 | 4.4 | V |
| V _(HYS-BOVP) | Hysteresis on V _(BOVP) | $\overline{\text{CE}} = \text{Low}, \text{V}_{\text{IN}} > 4.4 \text{V}$ | | 200 | 275 | 320 | mV |
| I _(VBAT) | Input bias current on VBAT pin | V _{BAT} = 4.4 V, T _J = 25°C | | | | 10 | nA |
| THERMAL F | PROTECTION | | | | | | |
| T _{J(OFF)} | Thermal shutdown temperature | | | | 140 | 150 | °C |
| T _{J(OFF-HYS)} | Thermal shutdown hysteresis | | | | 20 | | °C |
| LOGIC LEVI | ELS ON CE | • | | • | | · | |
| V _{IL} | Low-level input voltage | | | 0 | | 0.4 | V |
| V _{IH} | High-level input voltage | | | 1.4 | | | V |
| I _{IL} | Low-level input current | V _{CE} = 0 V | | | | 1 | μΑ |
| I _{IH} | High-level input current | V _{CE} = 1.8 V | | | | 15 | μΑ |
| LOGIC LEVI | ELS ON FAULT | | | | | | |
| V _{OL} | Output low voltage | I _(SINK) = 5 mA | | | | 0.2 | V |
| I _(HI-Z) | Leakage current, FAULT pin HI-Z | V _(FAULT) = 5 V | | | | 10 | μΑ |


7.6 Timing Requirements

| | | | MIN | TYP | MAX | UNIT |
|-------------------------|--|--|-----|-----|-----|------|
| t _{DGL(PGOOD)} | Deglitch time, input power detected status | $\overline{\text{CE}}$ = Low. Time measured from V _{IN} 0 V \rightarrow 5 V 1 μs rise-time, to output turning ON | _ | 8 | | ms |
| t _{PD(OVP)} | Input OV propagation delay ⁽¹⁾ | CE = Low | · | | 1 | μs |
| t _{ON(OVP)} | Recovery time from input overvoltage condition | $\overline{\text{CE}}$ = Low, Time measured from V_{IN} 7.5 V \rightarrow 5 V, 1µs fall-time | | 8 | | ms |
| t _{BLANK(OCP)} | Blanking time, input overcurrent detected | | | 176 | | μs |
| t _{REC(OCP)} | Recovery time from input overcurrent condition | | _ | 64 | | ms |
| t _{DGL(BOVP)} | Deglitch time, battery overvoltage detected | $\overline{\text{CE}} = \text{Low, V}_{\text{IN}} > 4.4 \text{ V. Time measured from} \\ \text{V}_{\text{(VBAT)}} \text{ rising from 4.1 V to 4.4 V to } \overline{\text{FAULT}} \text{ going low.}$ | | 176 | | μs |

⁽¹⁾ Not tested in production. Specified by design.


7.7 Typical Characteristics


Test conditions (unless otherwise noted) for typical operating performance: $V_{IN}=5$ V, $C_{IN}=1$ μF , $C_{OUT}=1$ μF , $R_{(ILIM)}=200$ k Ω , $R_{(BAT)}=100$ k Ω , $T_A=25$ °C, $V_{(PU)}=3.3$ V (see Figure 11 for the Typical Application Circuit)





Typical Characteristics (continued)





8 Detailed Description

8.1 Overview

The bq24311 is a highly integrated circuit designed to protect Li-ion batteries from charging circuit failures. The IC continuously monitors the input voltage, input current, and battery voltage. The input overvoltage protection immediately removes power from the charging circuit by turning off an internal switch. The input protection limits the system current at the user-programmable value, and if the overcurrent persists, switches the pass element OFF after a blanking period. Additionally, the IC also monitors its own die temperature and switches off if it becomes too hot.

8.2 Functional Block Diagram




Figure 9. Simplified Block Diagram



8.3 Feature Description

8.3.1 Power Down

The device remains in power down mode when the voltage at the IN pin is below the undervoltage threshold $V_{IIVI,O}$. The FET Q1 connected between IN and OUT pins is off, and the status output, \overline{FAULT} , is set to Hi-Z.

8.3.2 Power-On Reset

The device resets when the voltage at the IN pin exceeds the UVLO threshold. All internal counters and other circuit blocks are reset. The IC then waits for duration $t_{DGL(PGOOD)}$ for the input voltage to stabilize. If, after $t_{DGL(PGOOD)}$, the input voltage and battery voltage are safe, FET Q1 is turned ON. The IC has a soft-start feature to control the inrush current which minimizes the ringing at input during power up, as shown in Figure 15 (ringing occurs because the parasitic inductance of the adapter cable and the input bypass capacitor form a resonant circuit). Because of the deglitch time at power-on, if the input voltage rises rapidly to beyond the OVP threshold, the device will not switch on at all, instead it will go into protection mode and indicate a fault on the FAULT pin, as shown in Figure 16.

8.4 Device Functional Modes

8.4.1 Operation

The device continuously monitors the input voltage, input current, and battery voltage as described in detail in the following sections.

8.4.1.1 Input Overvoltage Protection

If the input voltage rises above V_{OVP} , the internal FET Q1 is turned off, removing power from the circuit. As shown in Figure 17, the response is rapid, with the FET turning off in less than a microsecond. The FAULT pin is driven low. When the input voltage returns below $V_{\text{OVP}} - V_{\text{HYS-OVP}}$ (but is still above V_{UVLO}), the FET Q1 is turned on again after a deglitch time of $t_{\text{ON}(\text{OVP})}$ to ensure that the input supply has stabilized. Figure 18 shows the recovery from input OVP.

8.4.1.2 Input Overcurrent Protection

If the load current tries to exceed the I_{OCP} threshold, the device limits the current for a blanking period, $t_{BLANK(OCP)}$. If the load current returns to less than I_{OCP} before $t_{BLANK(OCP)}$ times out, the device continues to operate. However, if the overcurrent situation persists for $t_{BLANK(OCP)}$, the FET Q1 is turned off for a duration of $t_{REC(OCP)}$, and the FAULT pin is driven low. The FET is then turned on again after $t_{REC(OCP)}$ and the current is monitored all over again. Each time an OCP fault occurs, an internal counter is incremented. If 15 OCP faults occur in one charge cycle, the FET is turned off permanently, as shown in Figure 19. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the \overline{CE} pin. Figure 19 and Figure 20 show what happens in an overcurrent fault.

To prevent the input voltage from spiking up due to the inductance of the input cable, Q1 is turned off slowly, resulting in a "soft-stop", as shown in Figure 22.

8.4.1.3 Battery Overvoltage Protection

The battery overvoltage threshold $V_{(BOVP)}$ is internally set to 4.35V. If the battery voltage exceeds the $V_{(BOVP)}$ threshold, the FET Q1 is turned off, and the FAULT pin is driven low. The FET is turned back on once the battery voltage drops to $V_{(BOVP)} - V_{HYS-BOVP}$ (see Figure 22 and Figure 23). Each time a battery overvoltage fault occurs, an internal counter is incremented. If 15 such faults occur in one charge cycle, the FET is turned off permanently, as shown in Figure 23. The counter is cleared either by removing and re-applying input power, or by disabling and re-enabling the device with the \overline{CE} pin. In the case of a battery overvoltage fault, Q1 is switched OFF gradually, resulting in a soft-stop (see Figure 22).

Device Functional Modes (continued)

8.4.1.4 Thermal Protection

If the junction temperature of the device exceeds $T_{J(OFF)}$, the FET Q1 is turned off, and the \overline{FAULT} pin is driven low. The FET is turned back on when the junction temperature falls below $T_{J(OFF-HYS)}$.

8.4.1.5 Enable Function

The IC has an enable pin which can be used to enable or disable the device. When the $\overline{\text{CE}}$ pin is driven high, the internal FET is turned off. When the $\overline{\text{CE}}$ pin is low, the FET is turned on if other conditions are safe. The OCP counter and the Bat-OVP counter are both reset when the device is disabled and re-enabled. The $\overline{\text{CE}}$ pin has an internal pulldown resistor and can be left floating. Note that the $\overline{\text{FAULT}}$ pin functionality is also disabled when the $\overline{\text{CE}}$ pin is high.

8.4.1.6 Fault Indication

The FAULT pin is an active-low open-drain output. It is in a high-impedance state when operating conditions are safe, or when the device is disabled by setting CE high. With CE low, the FAULT pin goes low whenever any of these events occurs:

- Input overvoltage
- Input overcurrent
- · Battery overvoltage
- IC Overtemperature



Device Functional Modes (continued)




Figure 10. Flow Diagram

ZHCSCP1 – JULY 2014 www.ti.com.cn

TEXAS INSTRUMENTS

9 Application and Implementation

9.1 Typical Application Circuit

 $V_{OVP} = 5.85 \text{ V}, I_{OCP} = 125 \text{ mA}, V_{(BOVP)} = 4.35 \text{ V}.$




Figure 11.

9.1.1 Design Requirements

9.1.1.1 Selection of R_{ILIM}

The overcurrent threshold is programmed by a resistor, R_{ILIM} , connected from the ILIM pin to VSS. Figure 4 shows the OCP threshold as a function of R_{ILIM} , and may be approximated by the following equation:

$$I_{OCP} = 25 \div R_{IIIM}$$
 (current in A, resistance in k Ω) (1)

Choose a I_{OCP} between 50 mA and 300 mA and apply the above equation to select a R_{ILIM} resistor value from 500 k Ω to 83.3 k Ω respectively. However, at lower OCP limits, approaching 50 mA, the precision of the current protection circuit decreases the achievable accuracy of the OCP threshold.

9.1.1.2 Selection of R_{BAT}

It is strongly recommended that the battery not be tied directly to the VBAT pin of the device, as under some failure modes of the IC, the voltage at the IN pin may appear on the VBAT pin. This voltage can be as high as 30 V, and applying 30 V to the battery in case of the failure of the bq24311 can be hazardous. Connecting the VBAT pin through $R_{(BAT)}$ prevents a large current from flowing into the battery in case of a failure of the IC. In the interests of safety, R_{BAT} should have a high value. The problem with a large $R_{(BAT)}$ is that the voltage drop across this resistor because of the VBAT bias current $I_{(VBAT)}$ causes an error in the $V_{(BOVP)}$ threshold. This error is over and above the tolerance on the nominal 4.35V $V_{(BOVP)}$ threshold.

Choosing R_{BAT} in the range 100 k Ω to 470 k Ω is a good compromise. In the case of an IC failure, with R_{BAT} equal to $100k\Omega$, the maximum current flowing into the battery would be $(30 \text{ V} - 3 \text{ V}) \div 100 \text{ k}\Omega = 246 \text{ }\mu\text{A}$, which is low enough to be absorbed by the bias currents of the system components. $R_{(BAT)}$ equal to 100 k Ω would result in a worst-case voltage drop of $R_{(BAT)} \times I_{(VBAT)} = 1 \text{ mV}$. This is negligible to compared to the internal tolerance of 50mV on $V_{(BOVP)}$ threshold.

If the Bat-OVP function is not required, the VBAT pin should be connected to VSS.



Typical Application Circuit (continued)

9.1.1.3 Selection of $R_{(CE)}$, $R_{(FAULT)}$, and $R_{(PU)}$

The $\overline{\text{CE}}$ pin can be used to enable and disable the IC. If host control is not required, the $\overline{\text{CE}}$ pin can be tied to ground or left un-connected, permanently enabling the device.

In applications where external control is required, the $\overline{\text{CE}}$ pin can be controlled by a host processor. As in the case of the VBAT pin (see Selection of Rbat), the $\overline{\text{CE}}$ pin should be connected to the host GPIO pin through as large a resistor as possible. The limitation on the resistor value is that the minimum V_{OH} of the host GPIO pin less the drop across the resistor should be greater than V_{IH} of the bq24311 $\overline{\text{CE}}$ pin. The drop across the resistor is given by $R_{(CE)} \times I_{IH}$.

The \overline{FAULT} pin is an open-drain output that goes low during OV, OC, battery-OV, and \overline{OT} events. If the application does not require monitoring of the \overline{FAULT} pin, it can be left unconnected. But if the \overline{FAULT} pin has to be monitored, it should be pulled high externally through $R_{(PU)}$, and connected through $R_{(FAULT)}$ to the host. $R_{(FAULT)}$ prevents damage to the host controller if the bq24311 fails (see Selection of Rbat). The resistors should be of high value, in practice values between 22 k Ω and 100 k Ω should be sufficient.

9.1.1.4 Selection of Input and Output Bypass Capacitors

The input capacitor C_{IN} in Figure 11 is for decoupling, and serves an important purpose. Whenever there is a step change downwards in the system load current, the inductance of the input cable causes the input voltage to spike up. C_{IN} prevents the input voltage from overshooting to dangerous levels. It is strongly recommended that a ceramic capacitor of at least $1\mu F$ be used at the input of the device. It should be located in close proximity to the IN pin.

 C_{OUT} in Figure 11 is also important: If a fast (< 1 μ s rise time) overvoltage transient occurs at the input, the current that charges C_{OUT} causes the device's current-limiting loop to kick in, reducing the gate-drive to FET Q1. This results in improved performance for input overvoltage protection. C_{OUT} should also be a ceramic capacitor of at least 1 μ F, located close to the OUT pin. C_{OUT} also serves as the input decoupling capacitor for the charging circuit downstream of the protection IC.

9.1.2 Detailed Design Procedures

9.1.2.1 Powering Accessories

In some applications, the equipment that the protection IC resides in may be required to provide power to an accessory (that is, a cellphone may power a headset or an external memory card) through the same connector pins that are used by the adapter for charging. Figure 12 and Figure 13 illustrate typical charging and accessory-powering scenarios:




Figure 12. Charging - The Red Arrows Show the Direction of Current Flow

Typical Application Circuit (continued)




Figure 13. Powering an Accessory - The Red Arrows Show the Direction of Current Flow

In the second case, when power is being delivered to an accessory, the bq24311 device is required to support current flow from the OUT pin to the IN pin.

If $V_{OUT} > V_{(UVLO)} + 0.7 \text{ V}$, FET Q1 is turned on, and the reverse current does not flow through the diode but through Q1. Q1 will then remain ON as long as $V_{OUT} > V_{(UVLO)} - V_{(HYS-UVLO)} + R_{DS(on)} \times I_{(ACCESSORY)}$. Within this voltage range, the reverse current capability is the same as the forward capability, 0.5 A. It should be noted that there is no overcurrent protection in this direction.





Figure 14.




Typical Application Circuit (continued)

9.1.3 Application Curves



Typical Application Circuit (continued)



10 Power Supply Requirements

In a typical application, the system is powered by a USB port or USB wall adapter.

The minimum input voltage, where the protector starts to pass current assuming V_{BAT} is acceptable, could be 2.7 V. The maximum supported input voltage is up to 5.85 V; the overvoltage protection kicks in at 5.85 V and the maximum input voltage rating is 30 V input rating.




11 Layout

www.ti.com.cn

11.1 Layout Guidelines

- This device is a protection device, and is meant to protect down-stream circuitry from hazardous voltages. Potentially, high voltages may be applied to this IC. It has to be ensured that the edge-to-edge clearances of PCB traces satisfy the design rules for high voltages.
- The device uses SON packages with a PowerPAD™. For good thermal performance, the PowerPAD should be thermally coupled with the PCB ground plane. In most applications, this will require a copper pad directly under the IC. This copper pad should be connected to the ground plane with an array of thermal vias.
- C_{IN} and C_{OUT} should be located close to the IC. Other components like R_{ILIM} and R_{BAT} should also be located close to the IC.

11.2 Layout Example



12 器件和文档支持

12.1 Trademarks

PowerPAD is a trademark of Texas Instruments. Bluetooth is a trademark of Bluetooth SIG, Inc.

12.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

| | 产品 | | 应用 |
|---------------|------------------------------------|--------------|--------------------------|
| 数字音频 | www.ti.com.cn/audio | 通信与电信 | www.ti.com.cn/telecom |
| 放大器和线性器件 | www.ti.com.cn/amplifiers | 计算机及周边 | www.ti.com.cn/computer |
| 数据转换器 | www.ti.com.cn/dataconverters | 消费电子 | www.ti.com/consumer-apps |
| DLP® 产品 | www.dlp.com | 能源 | www.ti.com/energy |
| DSP - 数字信号处理器 | www.ti.com.cn/dsp | 工业应用 | www.ti.com.cn/industrial |
| 时钟和计时器 | www.ti.com.cn/clockandtimers | 医疗电子 | www.ti.com.cn/medical |
| 接口 | www.ti.com.cn/interface | 安防应用 | www.ti.com.cn/security |
| 逻辑 | www.ti.com.cn/logic | 汽车电子 | www.ti.com.cn/automotive |
| 电源管理 | www.ti.com.cn/power | 视频和影像 | www.ti.com.cn/video |
| 微控制器 (MCU) | www.ti.com.cn/microcontrollers | | |
| RFID 系统 | www.ti.com.cn/rfidsys | | |
| OMAP应用处理器 | www.ti.com/omap | | |
| 无线连通性 | www.ti.com.cn/wirelessconnectivity | 德州仪器在线技术支持社区 | www.deyisupport.com |
| | | | |

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2014, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|--------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| BQ24311DSGR | ACTIVE | WSON | DSG | 8 | 3000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SHN | Samples |
| BQ24311DSGT | ACTIVE | WSON | DSG | 8 | 250 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | | SHN | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司