

# SN74CBTLV16212

## LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003

- Member of the Texas Instruments Widebus™ Family
- 4-Ω Switch Connection Between Two Ports
- Rail-to-Rail Switching on Data I/O Ports
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Break-Before-Make Feature
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)

### description/ordering information

The SN74CBTLV16212 provides 24 bits of high-speed bus switching or exchanging. The low on-state resistance of the switch allows connections to be made with minimal propagation delay.

The device operates as a 24-bit bus switch or a 12-bit bus exchanger, which provides data exchanging between the four signal ports via the data-select (S0, S1, S2) terminals.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.

The SN74CBTLV16212 is specified by the break-before-make feature to have no through current when switching between B ports.

### DGG, DGV, OR DL PACKAGE (TOP VIEW)

|                 |    |    |      |
|-----------------|----|----|------|
| S0              | 1  | 56 | S1   |
| 1A1             | 2  | 55 | S2   |
| 1A2             | 3  | 54 | 1B1  |
| 2A1             | 4  | 53 | 1B2  |
| 2A2             | 5  | 52 | 2B1  |
| 3A1             | 6  | 51 | 2B2  |
| 3A2             | 7  | 50 | 3B1  |
| GND             | 8  | 49 | GND  |
| 4A1             | 9  | 48 | 3B2  |
| 4A2             | 10 | 47 | 4B1  |
| 5A1             | 11 | 46 | 4B2  |
| 5A2             | 12 | 45 | 5B1  |
| 6A1             | 13 | 44 | 5B2  |
| 6A2             | 14 | 43 | 6B1  |
| 7A1             | 15 | 42 | 6B2  |
| 7A2             | 16 | 41 | 7B1  |
| V <sub>CC</sub> | 17 | 40 | 7B2  |
| 8A1             | 18 | 39 | 8B1  |
| GND             | 19 | 38 | GND  |
| 8A2             | 20 | 37 | 8B2  |
| 9A1             | 21 | 36 | 9B1  |
| 9A2             | 22 | 35 | 9B2  |
| 10A1            | 23 | 34 | 10B1 |
| 10A2            | 24 | 33 | 10B2 |
| 11A1            | 25 | 32 | 11B1 |
| 11A2            | 26 | 31 | 11B2 |
| 12A1            | 27 | 30 | 12B1 |
| 12A2            | 28 | 29 | 12B2 |

### ORDERING INFORMATION

| T <sub>A</sub> | PACKAGE†    |               | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|-------------|---------------|-----------------------|------------------|
| –40°C to 85°C  | SSOP – DL   | Tube          | SN74CBTLV16212DL      | CBTLV16212       |
|                |             | Tape and reel | SN74CBTLV16212DLR     |                  |
|                | TSSOP – DGG | Tape and reel | SN74CBTLV16212GR      | CBTLV16212       |
|                | TVSOP – DGV | Tape and reel | SN74CBTLV16212VR      | CN212            |

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

# SN74CBTLV16212

## LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003

---

FUNCTION TABLE

| INPUTS |    |    | INPUTS/OUTPUTS |    | FUNCTION                               |
|--------|----|----|----------------|----|--|
| S2     | S1 | S0 | A1             | A2 |  |
| L      | L  | L  | Z              | Z  | Disconnect                             |
| L      | L  | H  | B1             | Z  | A1 port = B1 port                      |
| L      | H  | L  | B2             | Z  | A1 port = B2 port                      |
| L      | H  | H  | Z              | B1 | A2 port = B1 port                      |
| H      | L  | L  | Z              | B2 | A2 port = B2 port                      |
| H      | L  | H  | Z              | Z  | Disconnect                             |
| H      | H  | L  | B1             | B2 | A1 port = B1 port<br>A2 port = B2 port |
| H      | H  | H  | B2             | B1 | A1 port = B2 port<br>A2 port = B1 port |




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN74CBTLV16212

## LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003


logic diagram (positive logic)



SN74CBTLV16212
LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003

simplified schematic, each FET switch



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Table with 2 columns: Parameter and Rating. Parameters include Supply voltage range, Input voltage range, Continuous channel current, Input clamp current, Package thermal impedance, and Storage temperature range.

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

Table with 4 columns: Parameter, Conditions, MIN, MAX, UNIT. Parameters include VCC, VIH, VIL, and TA.

NOTE 3: All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# SN74CBTLV16212

## LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH

SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

| PARAMETER             |                | TEST CONDITIONS  |   | MIN                    | TYP† | MAX  | UNIT |   |
|-----------------------|----------------|--|---|------------------------|------|------|------|---|
| V <sub>IK</sub>       |                | V <sub>CC</sub> = 3 V,                                     | I <sub>I</sub> = −18 mA                                     |                        |      | −1.2 | V    |   |
| I <sub>I</sub>        |                | V <sub>CC</sub> = 3.6 V,                                   | V <sub>I</sub> = V <sub>CC</sub> or GND                     |                        |      | ±1   | μA   |   |
| I <sub>off</sub>      |                | V <sub>CC</sub> = 0,                                       | V <sub>I</sub> or V <sub>O</sub> = 0 to 3.6 V               |                        |      | 10   | μA   |   |
| I <sub>CC</sub>       |                | V <sub>CC</sub> = 3.6 V,                                   | I <sub>O</sub> = 0, V <sub>I</sub> = V <sub>CC</sub> or GND |                        |      | 10   | μA   |   |
| ΔI <sub>CC</sub> ‡    | Control inputs | V <sub>CC</sub> = 3.6 V,                                   | One input at 3 V, Other inputs at V <sub>CC</sub> or GND    |                        |      | 300  | μA   |   |
| C <sub>i</sub>        | Control inputs | V <sub>I</sub> = 3 V or 0                                  |   |                        |      | 5    | pF   |   |
| C <sub>io</sub> (OFF) |                | V <sub>O</sub> = 3 V or 0,                                 | S <sub>1</sub> , S <sub>2</sub> , and S <sub>3</sub> = GND  |                        |      | 8    | pF   |   |
| r <sub>on</sub> §     |                | V <sub>CC</sub> = 2.3 V,<br>TYP at V <sub>CC</sub> = 2.5 V | V <sub>I</sub> = 0  | I <sub>I</sub> = 64 mA |      | 5    | 8    | Ω |
|                       |                |  |   | I <sub>I</sub> = 24 mA |      | 5    | 8    |   |
|                       |                |  | V <sub>I</sub> = 1.7 V,                                     | I <sub>I</sub> = 15 mA |      | 27   | 40   |   |
|                       |                | V <sub>CC</sub> = 3 V                                      | V <sub>I</sub> = 0  | I <sub>I</sub> = 64 mA |      | 5    | 7    |   |
|                       |                |  |   | I <sub>I</sub> = 24 mA |      | 5    | 7    |   |
|                       |                |  | V <sub>I</sub> = 2.4 V,                                     | I <sub>I</sub> = 15 mA |      | 10   | 15   |   |

† All typical values are at  $V_{CC} = 3.3\text{ V}$  (unless otherwise noted),  $T_A = 25^\circ\text{C}$ .

‡ This is the increase in supply current for each input that is at the specified voltage level, rather than  $V_{CC}$  or GND.

§ Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower of the voltages of the two (A or B) terminals.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

| PARAMETER          | FROM<br>(INPUT) | TO<br>(OUTPUT) | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ |      | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ |      | UNIT |
|--------------------|-----------------|----------------|--|------|--|------|------|
|                    |                 |                | MIN                                      | MAX  | MIN                                      | MAX  |      |
| $t_{pd}^\parallel$ | A or B          | B or A         |  | 0.15 |  | 0.25 | ns   |
| $t_{pd}$           | S               | B or A         | 3  | 11.1 | 3  | 8.8  | ns   |
| $t_{en}$           | S               | A or B         | 3  | 10.9 | 3  | 8.6  | ns   |
| $t_{dis}$          | S               | A or B         | 1  | 8.7  | 2  | 8.8  | ns   |


¶ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

# SN74CBTLV16212

## LOW-VOLTAGE 24-BIT FET BUS-EXCHANGE SWITCH





SCDS044I – DECEMBER 1997 – REVISED OCTOBER 2003

### PARAMETER MEASUREMENT INFORMATION



| TEST              | S1                |
|-------------------|-------------------|
| $t_{PLH}/t_{PHL}$ | Open              |
| $t_{PLZ}/t_{PZL}$ | $2 \times V_{CC}$ |
| $t_{PHZ}/t_{PZH}$ | GND               |

| $V_{CC}$                          | $C_L$ | $R_L$        | $V_{\Delta}$ |
|-----------------------------------|-------|--------------|--------------|
| $2.5 \text{ V} \pm 0.2 \text{ V}$ | 30 pF | 500 $\Omega$ | 0.15 V       |
| $3.3 \text{ V} \pm 0.3 \text{ V}$ | 50 pF | 500 $\Omega$ | 0.3 V        |



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10 \text{ MHz}$ ,  $Z_O = 50 \Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device  | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|-------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| 74CBTLV16212DLRG4 | ACTIVE        | SSOP         | DL                 | 56   | 1000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| 74CBTLV16212GRE4  | ACTIVE        | TSSOP        | DGG                | 56   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| 74CBTLV16212GRG4  | ACTIVE        | TSSOP        | DGG                | 56   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| SN74CBTLV16212DL  | ACTIVE        | SSOP         | DL                 | 56   | 20             | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| SN74CBTLV16212DLR | ACTIVE        | SSOP         | DL                 | 56   | 1000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| SN74CBTLV16212GR  | ACTIVE        | TSSOP        | DGG                | 56   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CBTLV16212              | <a href="#">Samples</a> |
| SN74CBTLV16212VR  | ACTIVE        | TVSOP        | DGV                | 56   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | CN212                   | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74CBTLV16212DLR | SSOP         | DL              | 56   | 1000 | 330.0              | 32.4               | 11.35   | 18.67   | 3.1     | 16.0    | 32.0   | Q1            |
| SN74CBTLV16212GR  | TSSOP        | DGG             | 56   | 2000 | 330.0              | 24.4               | 8.6     | 15.6    | 1.8     | 12.0    | 24.0   | Q1            |
| SN74CBTLV16212VR  | TVSOP        | DGV             | 56   | 2000 | 330.0              | 24.4               | 6.8     | 11.7    | 1.6     | 12.0    | 24.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS



\*All dimensions are nominal

| Device            | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74CBTLV16212DLR | SSOP         | DL              | 56   | 1000 | 367.0       | 367.0      | 55.0        |
| SN74CBTLV16212GR  | TSSOP        | DGG             | 56   | 2000 | 367.0       | 367.0      | 45.0        |
| SN74CBTLV16212VR  | TVSOP        | DGV             | 56   | 2000 | 367.0       | 367.0      | 45.0        |



## DGV (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE

24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194



4220240/B 12/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-194.

# EXAMPLE BOARD LAYOUT


DGV0056A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE: 8X



4220240/B 12/2020

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DGV0056A

TVSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE: 8X


4220240/B 12/2020

NOTES: (continued)


8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed  $0.006$  (0,15).
  - D. Falls within JEDEC MO-118



4222167/A 07/2015

## NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.




# EXAMPLE BOARD LAYOUT



DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:6X



SOLDER MASK DETAILS

4222167/A 07/2015

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.


6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:6X

4222167/A 07/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<https://www.ti.com/legal/termsofsale.html>) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2021, Texas Instruments Incorporated