

TPS3899 Nano-Power, Precision Voltage Supervisor, Push-Button Monitor with Programmable Sense and Reset Delay

1 Features

- Precision voltage and push-button monitor
- VDD range: 0.85 V to 6 V (DL and PL outputs)
- VDD range: 1 V to 6 V (PH output)
- · Programmable sense and reset delay
- Nano quiescent current: 125 nA (typ)
- High threshold accuracy: ±0.5% (typ)
- Precision hysteresis: 5% (typ)
- Adjustable threshold voltage: 0.505 V (typ)
- Fixed threshold voltage: 0.8 V to 5.4 V
 - Fixed threshold level available in 100 mV steps
- Multiple output topologies
 - DL: open-drain active-low
 - PL: push-pull active-low
 - PH: push-pull active-high
- Temperature range: –40°C to +125°C
- Package: 1.5-mm × 1.5-mm WSON

2 Applications

- Electricity meters
- Building automation
- Body Control Module (BCM)
- Data center and enterprise computing
- Notebooks, desktop computers, servers
- Smartphones, hand-held products
- Portable, battery-powered equipment
- Solid-state drives
- STB & DVR

3 Description

The TPS3899 is a nano power, precision voltage supervisor with $\pm 0.5\%$ threshold accuracy and programmable sense and reset time delay in a 6-pin space saving 1.5 mm x 1.5 mm WSON package. The TPS3899 is a feature-rich voltage supervisor that offers the smallest total solution size in its class. Built-in hysteresis along with programmable delay prevent false reset signals when monitoring a voltage rail or push button signals.


The separate VDD and SENSE pins allow for the redundancy sought by high-reliability systems. SENSE is decoupled from VDD and can monitor rail voltages other than VDD. Optional use of external resistors are supported by the high impedance input of the SENSE pin. Both CTS and CTR provide delay adjustability on the rising and falling edges of the RESET signals. CTS also functions as a debouncer by ignoring voltage glitches on the monitored voltage rails and operates as a "manual reset" that can be used to force a system reset.

The precision performance, best in-class features in a compact form factor, makes the TPS3899 an ideal solution for wide ranging industrial and battery-powered applications such as Factory/Building Automation, Motor Drives, and consumer products. The device is fully specified over a temperature range of -40° C to $+125^{\circ}$ C (T_A).

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
TPS3899	WSON (6) DSE	1.5 mm × 1.5 mm

1. For all available packages, see the orderable addendum at the end of the data sheet



Typical Application Circuit



Table of Contents

1 Features1
2 Applications1
3 Description1
4 Revision History2
5 Device Comparison
6 Pin Configuration and Functions4
Pin Functions4
7 Specifications
7.1 Absolute Maximum Ratings5
7.2 ESD Ratings5
7.3 Recommended Operating Conditions5
7.4 Thermal Information6
7.5 Electrical Characteristics7
7.6 Timing Requirements8
7.7 Timing Diagrams9
7.8 Typical Characteristics10
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram13

8.3 Feature Description	13
8.4 Device Functional Modes	
9 Application and Implementation	
9.1 Application Information	
9.2 Typical Application	
10 Power Supply Recommendations	
11 Layout	
11.1 Layout Guidelines	
11.2 Layout Example	
12 Device and Documentation Support	
12.1 Device Support	. 23
12.2 Receiving Notification of Documentation Updates.	.24
12.3 Support Resources	. 24
12.4 Trademarks	
12.5 Electrostatic Discharge Caution	.24
12.6 Glossary	.24
13 Mechanical, Packaging, and Orderable	
Information	. 24

4 Revision History


NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision * (September 2020) to Revision A (November 2020)	Page
•	APL to RTM release	1



5 Device Comparison


Figure 5-1 shows the device naming nomenclature of the TPS3899. For all possible output types and threshold voltages options, see Device Naming Convention for a more detailed explanation. Contact TI sales representatives or on TI's E2E forum for detail and availability of other options; minimum order quantities apply.







6 Pin Configuration and Functions



TPS3899 Top View

Pin Functions

P	PIN		DESCRIPTION
NO.	NAME	I/O	DESCRIPTION
1	CTR	_	Capacitor programmable reset delay: The CTR pin offers a user-adjustable delay time when returning from reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET/RESET delay time to deassert.
2 CTS — Capacitor programmable sense delay: The CTS pin offers a user-adjustable delay time when assertin reset condition. Connecting this pin to a ground-referenced capacitor sets the RESET/RESET delay ti assert.			
3 GND — Ground		Ground	
4	VDD	I	Supply voltage pin: Good analog design practice is to place a 0.1-µF ceramic capacitor close to this pin.
5	SENSE	I	This pin is connected to the voltage that will be monitored for fixed variants or to a resistor divider for the adjustable variant. When the voltage on the SENSE pin transistions below the negative threshold voltage V_{IT} , RESET/RESET asserts to active logic after the sense delay set by CTS. When the voltage on the SENSE pin transistions above the positive threshold voltage V_{IT} , + V_{HYS} , RESET/RESET releases to inactive logic (deasserts) after the reset delay set by CTR. For noisy applications, placing a 10 nF to 100 nF ceramic capacitor close to this pin may be needed for optimum performance.
6	RESET	0	$\label{eq:RESET} \hline \textbf{RESET} active-low output that asserts to a logic low state after CTS delay when the monitored voltage on the SENSE pin is lower than the negative threshold voltage V_{IT-}. \hline \textbf{RESET} remains logic low (asserted) until the SENSE input rises above V_{IT-} + V_{HYS} and the CTR reset delay expires.$
6	RESET active-high output that asserts to a logic high state after CTS delay when the monitored voltage		RESET active-high output that asserts to a logic high state after CTS delay when the monitored voltage on the SENSE pin is lower than the negative threshold voltage V_{IT-} . RESET remains logic high (asserted) until the SENSE input rises above $V_{IT-} + V_{HYS}$ and the CTR reset delay expires.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted⁽¹⁾

		MIN	MAX	UNIT
Voltage	VDD, SENSE	-0.3	6.5	V
Voltage	CTR, CTS	-0.3	V _{DD} +0.3 ⁽³⁾	V
Voltage	RESET (TPS389DL)	-0.3	6.5	V
	RESET (TPS3899PL), RESET (TPS3899PH)	-0.3	V _{DD} +0.3 ⁽³⁾	v
Current	RESET pin and RESET pin		±20	mA
Temperature ⁽²⁾	Operating ambient temperature, T _A	-40	125	°C
Temperature ⁽²⁾	Storage, T _{stg}	-65	150	C

(1) Stresses beyond those listed under Absolute Maximum Rating may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Condition. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) As a result of the low dissipated power in this device, it is assumed that $T_J = T_A$.

(3) The absolute maximum rating is (VDD + 0.3) V or 6.5 V, whichever is smaller

7.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	± 2000	V	
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	± 750	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
Voltage	VDD, SENSE	0	6	V
Voltage	CTR, CTS	0	VDD	V
Voltage	RESET (TPS3899DL)	0	6	V
	RESET (TPS3899PL), RESET (TPS3899PH)	0	VDD	v
Current	RESET pin and RESET pin current	0	±5	mA
T _A	Operating free air temperature	-40	125	°C
C _{CTR}	CTR pin capacitor range	0	10	μF
C _{CTS}	CTS pin capacitor range	0	10	μF



7.4 Thermal Information

		TPS3899	
	THERMAL METRIC ⁽¹⁾	DSE	UNIT
		6 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	214.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	153.7	°C/W
R _{0JB}	Junction-to-board thermal resistance	112.3	°C/W
ΨJT	Junction-to-top characterization parameter	25.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	111.8	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

CTR = CTS = Open, $\overrightarrow{\text{RESET}}$ pull-up resistor ($R_{\text{pull-up}}$) = 100 k Ω to V_{DD} , output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range –40°C to 125°C, unless otherwise noted. V_{DD} ramp rate \leq 1 V/µs. Typical values are at T_{A} = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
соммон	N PARAMETERS					
V _{DD}	Input supply voltage (Open Drain Low and Push Pull Low)		0.85		6	V
V _{DD}	Input supply voltage (Push Pull High)		1		6	V
V _{IT-} ⁽¹⁾	Negative-going input threshold range	for all output configs	0.8		5.4	V
V _{ADJ-VIT-}	Negative-going input threshold for adjustable sense threshold version			0.505		V
V _{IT-} accuracy	Negative-going input threshold accuracy	V_{IT-} = 0.505 V (ADJ version) or 0.8 V to 1.7 V (Fixed threshold)	-2.5	±0.5	2.5	%
accuracy		V_{IT-} = 1.8 V to 5.4 V (Fixed threshold)	-2	±0.5	2	
V _{HYS}	Hysteresis on V _{IT-}	V_{IT-} = 0.505 V and 0.8 V	3	5	8	%
VHYS		V _{IT} = 0.9 V to 5.4 V	3	5	7	%
I _{SENSE}	Current into Sense pin, fixed threshold version	V _{DD} = V _{SENSE} = 6 V		0.025	0.1	μA
	Current into Sense pin, ADJ version	V _{DD} = V _{SENSE} = 6 V		0.025	0.05	μA
DD	Supply current into VDD pin when sense pin is separate	$V_{DD} = V_{SENSE} = 6 V$ $V_{IT-} = 0.505 V$ and 0.8 V to 5.4 V		0.125	1.2	μA
V _{TH_CTS}	Voltage threshold to stop CTS capacitor charge and assert RESET			0.73 * V _{DD}		V
V _{TH_CTR}	Voltage threshold to stop CTR capacitor charge and deassert RESET			0.73 * V _{DD}		V
R _{CTS}	CTS pin internal pull up resistance			500		kΩ
R _{CTR}	CTR pin internal pull up resistance			500		kΩ
TPS3899	DL (Open-drain active-low)					
V _{POR}	Power on reset voltage ⁽²⁾	V _{OL(max)} = 300 mV I _{RESET(Sink)} = 15 μA			700	mV
	Low level output voltage	V_{DD} = 0.85 V I _{RESET(Sink)} = 15 µA			300	mV
V _{OL}		V _{DD} = 3.3 V I _{RESET(Sink)} = 2 mA			300	mV
	Open-Drain output leakage current	$V_{DD} = V_{PULLUP} = 6 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } 85^{\circ}\text{C}$		10	100	nA
I _{lkg(OD)}	Open-Drain output leakage current	$V_{DD} = V_{PULLUP} = 6 V$		10	350	nA
TPS3899	PL (Push-pull active-low)					
V _{POR}	Power on reset voltage ⁽²⁾	V _{OL(max)} = 300 mV I _{RESET(Sink)} = 15 μA			700	mV
V _{OL}	Low level output voltage	V_{DD} = 0.85 V I _{RESET(Sink)} = 15 µA			300	mV
• OL		V _{DD} = 3.3 V I _{RESET(Sink)} = 2 mA			300	mV
		V _{DD} = 1.8 V I _{RESET(Source)} = 500 μA	0.8V _{DD}			V
V _{OH}	High level output voltage	V _{DD} = 3.3 V I _{RESET(Source)} = 500 μA	0.8V _{DD}			V
		V _{DD} = 6 V I _{RESET(Source)} = 2 mA	0.8V _{DD}			V



7.5 Electrical Characteristics (continued)

CTR = CTS = Open, $\overline{\text{RESET}}$ pull-up resistor ($R_{\text{pull-up}}$) = 100 k Ω to V_{DD} , output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range –40°C to 125°C, unless otherwise noted. V_{DD} ramp rate $\leq 1 \text{ V/}\mu\text{s}$. Typical values are at $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
TPS389	99PH (Push-pull active-high)					
V _{POR}	Power on reset voltage ⁽²⁾	V _{OH(min)} = 0.8V _{DD} I _{RESET (Source)} = 15 uA			900	mV
V _{OL}	Low level output voltage	V _{DD} = 3.3 V I _{RESET(Sink)} = 500 μA			300	mV
		V _{DD} = 6 V I _{RESET(Sink)} = 2 mA			300	mV
		V _{DD} = 1V I _{RESET(Sink)} = 15 μA	0.8V _{DD}			V
V _{OH}	High level output voltage	V _{DD} = 1.5 V I _{RESET(Sink)} = 500 μA	0.8V _{DD}			V
		V _{DD} = 3.3 V I _{RESET(Sink)} = 2 mA	0.8V _{DD}			V

(1) V_{IT}- threshold voltage range from 0.8 V to 5.4 V (for DL, PL) and 1 to 5.4 V (for PH) in 100 mV steps, for released versions see Device Voltage Thresholds table.

(2) Minimum V_{DD} voltage level for a controlled output state. Below V_{POR}, the output cannot be determined.

7.6 Timing Requirements

At 0.85 V \leq V_{DD} \leq 6 V, CTR = CTS = Open, RESET pull-up resistor (R_{pull-up}) = 100 k Ω to V_{DD}, output reset load (C_{LOAD}) = 10 pF and over the operating free-air temperature range –40°C to 125°C, unless otherwise noted. V_{DD} ramp rate \leq 1 V / µs. Typical values are at T_A = 25°C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{STRT}	Startup Delay ⁽¹⁾	CTR pin = Open or NC			300	μs
t _{D-SENSE}		CTS pin = Open or NC		30	50	μs
	Detect time delay $V_{DD} = (V_{IT+} + 10\%)$ to $(V_{IT-} - 10\%)^{(2)}$	CTS pin = 10 nF		6.2		ms
		CTS pin = 1 µF		619		ms
t _D		CTR pin = Open or NC		40	80	μs
	Reset time delay	CTR pin = 10 nF ⁽³⁾		6.2		ms
		CTR pin = 1 μ F ⁽³⁾		619		ms
t _{GI_VIT-}	Glitch immunity V _{IT-}	5% V _{IT-} overdrive ⁽⁴⁾		10		μs

(1) When VDD starts from less than V_{POR} and then exceeds the specified minimum V_{DD}, reset is asserted till startup delay (t_{STRT}) + t_D delay based on capacitor on CTR pin. After this time, the device controls the RESET pin based on the SENSE pin voltage.


(2) t_{D SENSE} measured from threhold trip point (V_{IT-}) to V_{OL} for active low variants and V_{OH} for active high variants.

(3) Ideal capacitor


(4) Overdrive % = $[(V_{DD}/V_{IT-}) - 1] \times 100\%$




7.7 Timing Diagrams



(1) t_{D (no cap)} is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to the CTR pin then t_D programmed time will be added to the startup time.






(2) t_{D (no cap)} is included in t_{STRT} time delay. If t_D delay is programmed by an external capacitor connected to the CTR pin then t_D programmed time will be added to the startup time.

Figure 7-2. TPS3899PH01 Timing Diagram



7.8 Typical Characteristics


Typical characteristics show the typical performance of the TPS3899 device. Test conditions are $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V, and $R_{pull-up} = 100 \text{ k}\Omega$, unless otherwise noted.





7.8 Typical Characteristics (continued)


Typical characteristics show the typical performance of the TPS3899 device. Test conditions are $T_A = 25^{\circ}$ C, $V_{DD} = 3.3$ V, and $R_{pull-up} = 100 \text{ k}\Omega$, unless otherwise noted.





7.8 Typical Characteristics (continued)

Typical characteristics show the typical performance of the TPS3899 device. Test conditions are $T_A = 25^{\circ}C$, $V_{DD} = 3.3 \text{ V}$, and $R_{pull-up} = 100 \text{ k}\Omega$, unless otherwise noted.






8 Detailed Description

8.1 Overview

The TPS3899 voltage supervisor with push-button monitor asserts a RESET/RESET signal when the SENSE pin voltage drops below V_{IT} for the duration of the sense delay set by CTS. If the SENSE pin voltage rises above V_{IT} + V_{HYS} before the sense delay expires, the RESET/RESET pin does not assert. When asserted, the RESET/RESET output remains asserted until SENSE voltage returns above V_{IT} + V_{HYS} for the duration of the reset delay set by CTR. If the SENSE pin voltage falls below V_{IT} before the reset delay expires while RESET is asserted, RESET/RESET will remain asserted.

Like most voltage supervisors, the TPS3899 includes a reset delay t_D to provide time for the power and clocks to settle before letting the processor out of reset. At power up, the circuits inside the TPS3899 need additional time to start the reset delay timer after its power supply VDD has reached minimum $V_{DD(MIN)}$ for these circuits to start operating properly. This additional time is specified with the parameter start-up delay t_{STRT} . Figure 7-1 shows the timing diagram indicating this additional delay. After VDD is stable and above $V_{DD(MIN)}$ subsequent changes of the sense voltage across the threshold voltage will trigger reset after only the reset delay. The reset time delay t_D is set by a capacitor on the CTR pin. The start-up delay has a max spec limit of 300 µs for a ramp rate of $V_{DD} \leq 1 \text{ V} / \mu\text{S}$.

8.2 Functional Block Diagram



8.3 Feature Description

The combination of user-adjustable sense delay time via CTS and reset delay time via CTR with a broad range of threshold voltages allow these devices to be used in a wide array of applications. Fixed negative threshold voltages V_{IT} can be factory set from 0.8 V to 5.4 V in steps of 100 mV [1.1 V to 5.4 V for the -PH (push-pull active high) variants]. CTS and CTR pins allow the sense delay and reset delay to be set to typical values of 30 μ s and 40 μ s, respectively, by leaving these pins floating. External capacitors can be placed on the CTS and CTR pins to program the sense and reset delays independently.

8.3.1 VDD Hysteresis

The internal comparator has built-in hysteresis to avoid erroneous output reset release. If the voltage at the VDD pin falls below V_{IT} the output reset is asserted. When the voltage at the VDD pin goes above V_{IT} plus hysteresis (V_{HYS}) the output reset is deasserted after t_D delay.






Figure 8-1. Hysteresis Diagram

8.3.2 User-Programmable Sense and Reset Time Delay

The sense delay corresponds to the configuration of CTS and the reset delay corresponds to the configuration of CTR. The sense and reset time delay can be set to a minimum value of 50 μ s and 80 μ s by leaving the CTS and CTR pins floating respectively, or a maximum value of approximately 6.2 seconds by connecting 10 μ F delay capacitor.

The relationship between external capacitor (C_{CT_EXT}) in Farads at CTS or CTR pins and the time delay in seconds is given by Equation 1.

$$t_{\rm D} = -\ln(0.29) \times R_{\rm CT} \times C_{\rm CT_EXT} + t_{\rm D (CTS or CTR = OPEN)}$$
(1)

Equation 1 is simplified to Equation 2 and Equation 3 by plugging R_{CT} and $t_{D (CTS \text{ or } CTR = OPEN)}$ given in Section 7.5 and Section 7.6 section:

t _{D-SENSE} = 618937 x C _{CTS_EXT} + 50 μs	(2)
t _D = 618937 x C _{CTR_EXT} + 80 μs	(3)


Equation 4 and Equation 5 solves for both external capacitor values (C_{CTS_EXT}) and (C_{CTR_EXT}) in units of Farads where $t_{D-SENSE}$ and t_D are in units of seconds

C _{CTS_EXT} = (t _{D-SENSE} - 50 μs) ÷ 618937	(4)
C _{CTR_EXT} = (t _D - 80 μs) ÷ 618937	(5)

The recommended maximum sense and reset delay capacitors for the TPS3899 is limited to 10 μ F as this ensures there is enough time for either capacitors to fully discharge when a voltage fault occurs. When a voltage fault occurs, the previously charged up capacitor discharges and if the monitored voltage returns from the fault condition before either delay capacitors discharges completely, both delays will be shorter than expected. The capacitors will begin charging from a voltage above zero and resulting in shorter than expected time delays. Larger delay capacitors can be used so long as the capacitors have enough time to fully discharge during the duration of the voltage fault. To ensure the capacitors are fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.



Figure 8-2 shows the charge and discharge behavior on CTS and CTR that defines the sense and reset delays respectively. When SENSE transitions below V_{IT-} , the capacitor connected to CTS begins to charge. Once the CTS capacitor charges to an internal threshold shown as V_{TH_CTS} , RESET transistions to active-low logic state and the CTS capacitor then begins to discharge immediately. When SENSE transistions above $V_{IT-} + V_{HYS}$, the capacitor connected to CTR begins to charge. Once the CTR capacitor charges to the internal threshold V_{TH_CTR} , RESET releases back to inactive logic high state and the CTR capacitor beginds to discharge immediately. Please note that for active-high variants, RESET follows the inverse behavior of RESET.




* t_{discharge-CTS} and t_{discharge-CTR}. To ensure the capacitors are fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.

Figure 8-2. CTS and CTR Charge and Discharge Behavior Relative to SENSE and RESET



Figure 8-3 shows the charge and discharge behavior on CTS and CTR where the monitored voltage is VDD. Similar to Figure 8-2, Figure 8-3 illustrates a SENSE signal that is transitioning below V_{IT} before the CTR capacitor reaches to an internal threshold voltage V_{TH_CTR} and t < t_D. The result of the CTR capacitor not reaching the internal threshold voltage V_{TH_CTR} is RESET will become deasserted. Once RESET is deasserted, charging beings for the CTS capacitor. When the CTS voltage reaches the internal threshold V_{TH_CTS} , RESET will become asserted. This phenomenon is caused by the SENSE falling edge triggering the discharging of the CTR capacitor and producing a deassert signal on the RESET output.



* t_{discharge-CTS} and t_{discharge-CTR}: To ensure the capacitors are fully discharged, the time period or duration of the voltage fault needs to be greater than 10% of the programmed reset time delay.

Figure 8-3. CTS and CTR Charge and Discharge Behavior Relative to VDD, SENSE and RESET

8.3.3 RESET/RESET Output

Upon power up, $\overline{\text{RESET}}/\text{RESET}$ begins asserted and remains asserted until the SENSE pin voltage rises above the positive voltage threshold V_{IT-} + V_{HYS} for the duration of the reset delay set by CTR. After the SENSE pin voltage is above V_{IT-} + V_{HYS} for the reset delay, $\overline{\text{RESET}}/\text{RESET}$ deasserts. $\overline{\text{RESET}}/\text{RESET}$ remains deasserted long as the SENSE pin voltage is above the positive threshold. If the SENSE pin voltage falls below the negative threshold (V_{IT-}) for the duration of the sense delay set by CTS, then $\overline{\text{RESET}}/\text{RESET}$ is asserted.

An external pull-up resistor is required for the open-drain variants. Connect the external pull-up resistor to the proper voltage rail to enable the outputs to be connected to other devices at the correct interface voltage level. RESET/RESET can be pulled up to any voltage up to 6.0 V, independent of the device supply voltage.

8.3.4 SENSE Input

The SENSE input can vary from 0 V to 6.0 V, regardless of the device supply voltage used. The SENSE pin is used to monitor a critical voltage rail or push-button input. If the voltage on this pin drops below V_{IT-} , then RESET/RESET is asserted after the sense delay time set by CTS. When the voltage on the SENSE pin rises above the positive threshold voltage $V_{IT-} + V_{HYS}$, RESET/RESET deasserts after the reset delay time set by CTR. The internal comparator has built-in hysteresis to ensure well-defined RESET/RESET assertions and deassertions even when there are small changes on the voltage rail being monitored.

The TPS3899 device is relatively immune to short transients on the SENSE pin. Glitch immunity ($t_{GL_{VIT-SENSE}}$), found in Section 7.6, is dependent on threshold overdrive, as illustrated in Figure 7-7. Although not required in



most cases, for noisy applications, good analog design practice is to place a 10-nF to 100-nF bypass capacitor at the SENSE input to reduce sensitivity to transient voltages on the monitored signal.

8.3.4.1 Immunity to SENSE Pin Voltage Transients

The TPS3899 is immune to short voltage transient spikes on the input pins. To further improve the noise immunity on the SENSE pin, placing a 10-nF to 100-nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal.

Sensitivity to transients depends on both transient duration and overdrive (amplitude) of the transient. Overdrive is defined by how much V_{SENSE} exceeds the specified threshold, and is important to know because the smaller the overdrive, the slower the response of the outputs. Threshold overdrive is calculated as a percent of the threshold in question, as shown in Equation 6.

Overdrive =
$$|((V_{SENSE} / V_{IT-}) - 1) \times 100\%|$$
 (6)
 V_{SENSE}




Figure 8-4. Overdrive vs Pulse Duration

8.4 Device Functional Modes

Table 8-1 summarizes the various functional modes of the device.

V _{DD}	SENSE ⁽¹⁾	RESET	RESET						
V _{DD} < V _{POR}	—	Undefined	Undefined						
$V_{POR} < V_{DD} < V_{DD(MIN)}$ ⁽²⁾	_	L	Н						
$V_{DD} \ge V_{DD(MIN)}$	V _{SENSE} < V _{IT-}	L	н						
$V_{DD} \ge V_{DD(MIN)}$	$V_{SENSE} > V_{IT-} + V_{HYS}$	Н	L						

Table 8-1. Truth Table

(1) SENSE pin voltage must be less than V_{IT} for the sense delay set by CTS or greater than V_{IT} + V_{HYS} for the reset delay set by CTR before RESET transistions

(2) When V_{DD} falls below $V_{DD(MIN)}$, undervoltage-lockout (UVLO) takes effect and RESET is held logic low (RESET is held logic high) until V_{DD} falls below V_{POR} at which the RESET/RESET output is undefined.

8.4.1 Normal Operation (V_{DD} > V_{DD(min)})

When V_{DD} is greater than $V_{DD(min)}$, the RESET/RESET pin is determined by the voltage on the SENSE pin and the sense delay and reset delay set by CTS and CTR respectively.

8.4.2 Above Power-On-Reset But Less Than V_{DD(min)} (V_{POR} < V_{DD} < V_{DD(min)})

When the voltage on V_{DD} is less than the $V_{DD(min)}$ voltage, and greater than the power-on-reset voltage V_{POR} , the RESET/RESET signal is asserted regardless of the voltage on the SENSE pin.

8.4.3 Below Power-On-Reset (V_{DD} < V_{POR})

When the voltage on V_{DD} is lower than V_{POR} , the device does not have enough voltage to internally pull the asserted RESET output low and RESET is undefined. RESET is also undefined and may pull up to V_{DD} or to the pull-up voltage. Neither output should be relied upon for proper device function.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The following sections describe in detail how to properly use this device, depending on the requirements of the final application.

9.2 Typical Application

Design 1: Adjustable Voltage Supervisor with Push-Button Functionality

A typical application for the TPS3899 is voltage rail monitoring with push-button functionality and specific timing requirements.

In this design application, the TPS3899DL01 is being used to monitor a 3.3 V power rail and will trigger a reset when the voltage drops below 2.9 V or when the push-button is pressed. The reset output connects to an MCU for system resetting or servicing the push-button.




Figure 9-1. Design 1 - Adjustable Voltage Supervisor with Push-Button Functionality Circuit

9.2.1 Design Requirements

The design requirements, described in Table 9-1, for this design has a defined reset threshold voltage of 2.9 V, a sense delay of 60 ms, a reset delay of 60 ms, and an output current no larger than 500 µA.

Table 9-1. Design Requirements

······································								
PARAMETER	DESIGN REQUIREMENTS	DESIGN RESULTS						
Reset Asserting	Reset needs to assert when under the reset condition of a button press or VDD \leq 2.9 V.	Reset asserts when under the reset condition of a button press or VDD \leq 2.93 V.						
Reset Asserting Timing	Reset output needs to assert when the reset conditions are met for 60 ms, and needs to de-assert after 60 ms of no reset conditions.	Reset output asserts when the reset conditions are met for 62 ms and will deassert after 62 ms of no reset conditions.						
Output Current	The output current must not exceed 500 µA.	The output current is 300 μA under the reset condition.						



9.2.2 Detailed Design Procedure

The TPS3899DL01 can monitor any voltage above 0.505 V using an external voltage divider. This device has a negative going input threshold voltage of 0.505 V; however, the design needs to assert a reset when VDD drops below 2.9 V. By using a resistor divider (R1 = 47.5 k Ω , R2 = 10 k Ω) the negative going threshold voltage becomes 2.93 V. The device's positive going voltage threshold is V_{IT} + V_{HYS}. The typical V_{HYS} is 25.5 mV. This in combination with the resistor divider makes the design's positive going threshold voltage equal to 3.08 V. If VDD falls below 2.93 V for the duration of sense delay (t_{D-SENSE}), the reset will assert. If VDD rises above 3.08 V for the duration of reset delay (t_D), the reset will deassert. See Figure 9-2 for a timing diagram detailing the voltage levels and reset assertion/deassertion conditions.




Figure 9-2. Design 1 Timing Diagram

This design will also enter a reset condition when the push-button (PB) is asserted. The push-button is tied to ground and when pressed will drop the SENSE voltage to 0 V, making the device assert a reset. As a good analog practice, a $0.1 \,\mu$ F capacitor was also placed on VDD.

The desired reset timing conditions are sense delay time of 60 ms (how long it takes to trigger a reset) and a reset delay time of 60 ms (how long it takes to recover from a reset). Using Equation 4 and Equation 5, respectively, to solve for CTS and CTR capacitor values, CTS = $0.1 \ \mu$ F and CTR = $0.1 \ \mu$ F. These capacitor values give a nominal sense delay time of 62 ms and nominal reset delay time of 62 ms. Figure 9-3 and Figure 9-4 are the results of the described application where the measured sense and reset delay time are shown respectively.

For the requirement of a maximum output current, an external pull-up resistor needs to be selected so that the current through the external pull-up resistor exceeds no more than 500 μ A. When the reset output is low, the voltage drop across the external pull-up resistor is equal to VDD. Ohm's law is used to calculate the minimum resistor value. The resistor needs to be greater than 6 k Ω in order to pull less than 500 μ A in the reset asserted low condition. A resistor value of 10 k Ω was selected to accomplish this.

Note that this design does not account for tolerances.



 $\Delta Y(1) = 0.0 V$

X2 -160.000us

⊖ _{X1 X2}

9.2.3 Application Curve




Figure 9-3. Sense Delay





10 Power Supply Recommendations

The TPS3899 is designed to operate from an input supply with a voltage range between 0.85 V and 6 V. An input supply capacitor is not required for this device; however, if the input supply is noisy, then good analog practice is to place a 0.1-µF capacitor between the VDD pin and the GND pin. Also, placing a 10-nF to 100-nF capacitor between the SENSE pin and GND can reduce the sensitivity to transient voltages on the monitored signal. This device has a 6.5 V absolute maximum rating on the VDD pin. If the voltage supply providing power to VDD is susceptible to any large voltage transient that can exceed 6.5 V, additional precautions must be taken.




11 Layout

11.1 Layout Guidelines

Make sure that the connection to the VDD pin is low impedance. Good analog design practice is to place a 0.1- μ F ceramic capacitor near the VDD pin. If a capacitor is not connected to the CTS or CTS pins, then minimize parasitic capacitance on this pin so the sense delay or reset delay times are not adversely affected. For fixed voltage threshold devices, good analog design practice is to place a 0.1- μ F ceramic capacitor near the SENSE pin.

11.2 Layout Example

The layout example in Figure 11-1 shows how the TPS3899 is laid out on a printed circuit board (PCB) with a user-defined sense delay and reset delay.



Vias used to connect pins for application-specific connections

Figure 11-1. Recommended Layout



12 Device and Documentation Support

12.1 Device Support

12.1.1 Device Nomenclature

Figure 5-1 in Device Comparison shows how to decode the function of the device based on its part number shown in Table 12-1.

Table 12-1. Device Naming Convention								
	ORDERABLE DEVICE NAME	THRESHOLD VOLTAGE (V)						
-DL (OPEN-DRAIN ACTIVE-LOW)	-PL (PUSH-PULL ACTIVE-LOW)	-PH (PUSH-PULL ACTIVE-HIGH)						
TPS3899DL01DSE	TPS3899PL01DSE	TPS3899PH01DSE	0.505					
TPS3899DL08DSE	TPS3899PL08DSE	N/A	0.80					
TPS3899DL09DSE	TPS3899PL09DSE	N/A	0.90					
TPS3899DL10DSE	TPS3899PL10DSE	N/A	1.00					
TPS3899DL11DSE	TPS3899PL11DSE	TPS3899PH11DSE	1.10					
TPS3899DL12DSE	TPS3899PL12DSE	TPS3899PH12DSE	1.20					
TPS3899DL13DSE	TPS3899PL13DSE	TPS3899PH13DSE	1.30					
TPS3899DL14DSE	TPS3899PL14DSE	TPS3899PH14DSE	1.40					
TPS3899DL15DSE	TPS3899PL15DSE	TPS3899PH15DSE	1.50					
TPS3899DL16DSE	TPS3899PL16DSE	TPS3899PH16DSE	1.60					
TPS3899DL17DSE	TPS3899PL17DSE	TPS3899PH17DSE	1.70					
TPS3899DL18DSE	TPS3899PL18DSE	TPS3899PH18DSE	1.80					
TPS3899DL19DSE	TPS3899PL19DSE	TPS3899PH19DSE	1.90					
TPS3899DL20DSE	TPS3899PL20DSE	TPS3899PH20DSE	2.00					
TPS3899DL21DSE	TPS3899PL21DSE	TPS3899PH21DSE	2.10					
TPS3899DL22DSE	TPS3899PL22DSE	TPS3899PH22DSE	2.20					
TPS3899DL23DSE	TPS3899PL23DSE	TPS3899PH23DSE	2.30					
TPS3899DL24DSE	TPS3899PL24DSE	TPS3899PH24DSE	2.40					
TPS3899DL25DSE	TPS3899PL25DSE	TPS3899PH25DSE	2.50					
TPS3899DL26DSE	TPS3899PL26DSE	TPS3899PH26DSE	2.60					
TPS3899DL27DSE	TPS3899PL27DSE	TPS3899PH27DSE	2.70					
TPS3899DL28DSE	TPS3899PL28DSE	TPS3899PH28DSE	2.80					
TPS3899DL29DSE	TPS3899PL29DSE	TPS3899PH29DSE	2.90					
TPS3899DL30DSE	TPS3899PL30DSE	TPS3899PH30DSE	3.00					
TPS3899DL31DSE	TPS3899PL31DSE	TPS3899PH31DSE	3.10					
TPS3899DL32DSE	TPS3899PL32DSE	TPS3899PH32DSE	3.20					
TPS3899DL33DSE	TPS3899PL33DSE	TPS3899PH33DSE	3.30					
TPS3899DL34DSE	TPS3899PL34DSE	TPS3899PH34DSE	3.40					
TPS3899DL35DSE	TPS3899PL35DSE	TPS3899PH35DSE	3.50					
TPS3899DL36DSE	TPS3899PL36DSE	TPS3899PH36DSE	3.60					
TPS3899DL37DSE	TPS3899PL37DSE	TPS3899PH37DSE	3.70					
TPS3899DL38DSE	TPS3899PL38DSE	TPS3899PH38DSE	3.80					
TPS3899DL39DSE	TPS3899PL39DSE	TPS3899PH39DSE	3.90					
TPS3899DL40DSE	TPS3899PL40DSE	TPS3899PH40DSE	4.00					
TPS3899DL41DSE	TPS3899PL41DSE	TPS3899PH41DSE	4.10					
TPS3899DL42DSE	TPS3899PL42DSE	TPS3899PH42DSE	4.20					
TPS3899DL43DSE	TPS3899PL43DSE	TPS3899PH43DSE	4.30					
TPS3899DL44DSE	TPS3899PL44DSE	TPS3899PH44DSE	4.40					

Table 12-1. Device Naming Convention

Table 12-1. Device Naming Convention (continued)									
	ORDERABLE DEVICE NAME								
-DL (OPEN-DRAIN ACTIVE-LOW)	-PL (PUSH-PULL ACTIVE-LOW)	-PH (PUSH-PULL ACTIVE-HIGH)	THRESHOLD VOLTAGE (V)						
TPS3899DL45DSE	TPS3899PL45DSE	TPS3899PH45DSE	4.50						
TPS3899DL46DSE	TPS3899PL46DSE	TPS3899PH46DSE	4.60						
TPS3899DL47DSE	TPS3899PL47DSE	TPS3899PH47DSE	4.70						
TPS3899DL48DSE	TPS3899PL48DSE	TPS3899PH48DSE	4.80						
TPS3899DL49DSE	TPS3899PL49DSE	TPS3899PH49DSE	4.90						
TPS3899DL50DSE	TPS3899PL50DSE	TPS3899PH50DSE	5.00						
TPS3899DL51DSE	TPS3899PL51DSE	TPS3899PH51DSE	5.10						
TPS3899DL52DSE	TPS3899PL52DSE	TPS3899PH52DSE	5.20						
TPS3899DL53DSE	TPS3899PL53DSE	TPS3899PH53DSE	5.30						
TPS3899DL54DSE	TPS3899PL54DSE	TPS3899PH54DSE	5.40						

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own guestion to get the guick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

RUMENTS

www.ti.com



2-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	e Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS3899DL01DSER	ACTIVE	WSON	DSE	6	3000	RoHS & Green	NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	КН	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3899DL01DSER	WSON	DSE	6	3000	178.0	8.4	1.7	1.7	0.95	4.0	8.0	Q2
TPS3899DL01DSER	WSON	DSE	6	3000	180.0	8.4	1.75	1.75	1.0	4.0	8.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


21-Mar-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3899DL01DSER	WSON	DSE	6	3000	205.0	200.0	33.0
TPS3899DL01DSER	WSON	DSE	6	3000	210.0	185.0	35.0

MECHANICAL DATA



- B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - D. This package is lead-free.




DSE0006A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




DSE0006A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




DSE0006A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated