











TPS25840-Q1, TPS25842-Q1


ZHCSK92-SEPTEMBER 2019

TPS2584x-Q1 USB Type-A BC1.2 5V 3.5A 输出、36V 输入同步降压,具有电缆补偿功能

1 特性

- 符合面向汽车 应用的 AEC-Q100 标准:
 - 温度等级 1: -40°C 至 +125°C, T_A
 - HBM ESD 分类等级 H2
 - CDM ESD 分类等级 C5
- 同步降压直流/直流稳压器
 - 输入电压范围: 4.5V 至 36V
 - 输出电流: 3.5A
 - 5.1V 输出电压, 精度为 ±1%
 - 电流模式控制
 - 可调频率: 300kHz 至 2.2MHz
 - 与外部时钟频率同步
 - 具有扩频频谱抖动的 FPWM
 - 内置补偿功能,便于使用
- 符合 USB-IF 标准
 - 符合 USB BC1.2 规范的 CDP/SDP 模式
- 针对 USB 电源和通信进行了优化
 - 用户可编程的 USB 电流限制
 - 高达 1.5V 的电缆压降补偿
 - DP 和 DM 上的高带宽数据开关
 - 可用于进行系统更新的客户端模式
- 集成式保护
 - V_{BUS} 对 V_{BAT} 短路保护
 - DP_IN 和 DM_IN V_{BAT} 短路保护(仅 TPS25840-Q1)
 - DP_IN 和 DM_IN V_{BUS} 短路保护
 - 符合 IEC 61000-4-2 标准的 DP_IN、DM_IN
 - ±8kV 接触放电和 ±15kV 空气放电

TPS2584x-Q1 简化原理图



- 故障标志报告
- 具有可湿性侧面的 32 引脚 QFN 封装

2 应用

- 汽车信息娱乐系统
- USB 媒体中心
- USB 充电器端口

3 说明

TPS2584x-Q1 是 USB Type-A BC1.2 充电解决方案,其中包括一个同步直流/直流转换器。凭借电缆压降补偿,不管负载电流如何变化,Vbus 都保持恒定,确保即使在重负载期间也能以最佳电流和电压为连接的便携式设备充电。

TPS2584x-Q1 包括可实现 DP 和 DM 直通的高带宽模 拟开关。


TPS25840-Q1 还在 V_{BUS} 、DM_IN 和 DP_IN 引脚上集成了电池短路保护。这些引脚可承受最高 18V 的电压。而 TPS25842-Q1 不支持数据线 (Dx) 对 VBAT 短路保护。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS25840-Q1	超薄四方扁平无 引线 (VQFN) (32)	5.00mm x 5.00mm
TPS25842-Q1	超薄四方扁平无 引线 (VQFN) (32)	5.00mm x 5.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

降压效率与输出电流间的关系 (fsw = 400kHz)





目录

1 2 3 4 5 6 7 8	特性	12 13	10.1 Overview	20 33 33 4 4 4 4 4 4 4
-	Specifications 6 8.1 Absolute Maximum Ratings 6 8.2 ESD Ratings 6 8.3 Recommended Operating Conditions 7		Power Supply Recommendations Layout 13.1 Layout Guidelines 13.2 Layout Example 13.3 Ground Plane and Thermal Considerations.	47 47 48 49 50 50 50 50 50

4 修订历史记录

日期	修订版本	说明
2019 年9 月	*	初始发行版



5 说明 (续)

此同步降压稳压器具有电流模式控制并采用内部补偿,因此简化了设计。RT 引脚上有一个电阻器,可用于在 300kHz 和 2.2MHz 之间设置开关频率。在低于 400kHz 的频率下运行可实现更高的系统效率。在高于 2.1MHz 的 频率下运行则可以避开 AM 无线电频带,并且能够使用较小的电感器。

TPS2584x-Q1 集成了传统器件所需的电气特性,这些器件利用 USB 数据线来确定充电配置。

内含一个精密电流感应放大器,用于实现用户可编程电缆压降补偿和电流限制调整。电缆补偿可使降压稳压器输出电压随负载电流线性改变,以抵消由于汽车电缆布线中的导线电阻引起的压降,从而帮助便携式设备在重载下实现最佳电流和电压充电。无论负载电流如何,在连接的便携式器件上测得的 VBUS 电压都保持大致恒定,这样,便携式器件的电池充电器就能够保持最佳工作状态。

USB 规范要求 USB 充电端口满足电流限制,但也留下了合理的自由空间,允许系统设计人员基于系统要求选择过流保护级别。TPS2584x-Q1 使用了一种新颖的双阈值电流限制电路,允许系统设计者对降压稳压器的平均电流限制保护进行编程,或者在 CSN/OUT 和 BUS 引脚之间使用一个外部 NMOS 来对电流限制进行调整。由于实施了NFET,TPS2584x-Q1 降压稳压器可在 USB 端口上存在过流故障期间为其他负载提供 5V 输出。

保护 功能 包括逐周期电流限制、断续短路保护、欠压锁定、VBUS 过压和过流保护、数据线 (Dx) 对 VBUS 短路保护以及裸片过热保护。


TPS25840-Q1 包括可实现 DP 和 DM 直通的高带宽模拟开关,支持数据线 (Dx) 对 VBAT 短路保护。TPS25842-Q1 不支持数据线 (Dx) 对 VBAT 短路保护。



6 Device Comparison Table

PART NUMBER PACKAGE TPS25840-Q1 VQFN (32) TPS25842-Q1 VQFN (32)		DCP AUTO	DP AND DM SWITCHES	NTC INPUT	DP/DM Short to BAT	
TPS25840-Q1	VQFN (32)	No	Yes	No	Yes	
TPS25842-Q1	VQFN (32)	No	Yes	No	No	

7 Pin Configuration and Functions



- NOTES:
- 1) A1, A2, A3, and A4 are corner anchors for enhanced package stress
- 2) A1, A2, A3, and A4 are electrically connected to the thermal pad. 3) A1, A2, A3, and A4 PCB lands should be electrically isolated or

electrically connected to thermal pad and PGND.

Pin Functions

PIN		TYPE(1)	1/0	DESCRIPTION	
NAME	NO.	I TPE\"	1/0	DESCRIPTION	
AGND	16	G	-	Analog ground terminal. Ground reference for internal references and logic. All electrical parameters are measured with respect to this pin. Connect to system ground on PCB.	
воот	32	Р		Boot-strap capacitor connection for HS FET driver. Connect a high quality 100-nF capacitor from this pin to the SW pin.	
BUS	15	Α	I	US discharge input. Connect to VBUS on USB Connector.	
CSN/OUT	13	Р	I	gative input of current sense amplifier, also buck output for internal voltage regulation	
CSP	14	Р	I	Positive input of current sense amplifier.	
CTRL1	5	Α	I	Logic-level control inputs for device/system configuration. (See 表 6)	
CTRL2	6	Α	I	Logic-level control inputs for device/system configuration. (See 表 6)	
DM_IN	17	Α		DM data line. Connect to USB connector.	
DM_OUT	8	Α		DM data line. Connect to USB host controller.	
DP_IN	18	Α		DP data line. Connect to USB connector.	
DP_OUT	7	Α		DP data line. Connect to USB host controller.	



Pin Functions (continued)

PIN		TVDF(1) 1/0		DESCRIPTION	
NAME	NO.	IYPE	1/0	DESCRIPTION	
EN/UVLO	4	Α		Enable pin. Do not float. High = on, Low = off. Can be tied to VIN. Precision enable input allows adjustable UVLO by external resistor divider.	
EN/UVLO 4 A Ea FAULT 24 A O A ILIMIT 12 A E		0	Active LOW open-drain output. Asserted during fault conditions. (See 表 4)		
ILIMIT	12	Α		External resistor used to set the current-limit threshold. (See 表 2)	
IMON	11	Α		External resistor used to set the max cable comp voltage at full load current.	
IN	1, 2, 3	Р	1	Input Supply to regulator. Connect a high-quality bypass capacitor(s) directly to this pin and PGND.	
BUCK_ST	23	Α	0	Active Low open-drain output. After $\overline{\text{BUCK_ST}}$ assert, Buck converter begin to start up. A the same time, DP and DM data switch will turn on accordingly.	
LS_GD	10	А		External NMOS gate driver. If TPS2584x-Q1 configured under average current limit mode LS_GD pin must be pulled up through $2.2k\Omega$ resistor. (See <i>Current Limit Setting using RILIMIT</i>)	
PGND	25, 26, 27	G		Power ground terminal. Connect to system ground and AGND. Connect to bypass capacitor with short wide traces.	
N/C	19, 22	-		Make no electrical connection.	
RT/SYNC	9	А		Resistor Timing or External Clock input. An internal amplifier holds this terminal at a fixed voltage when using an external resistor to ground to set the switching frequency. If the terminal is pulled above the PLL upper threshold, a mode change occurs and the terminal becomes a synchronization input. The internal amplifier is disabled and the terminal is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is reenabled and the operating mode returns to resistor frequency programming.	
SW	28, 29, 30, 31	Р		Switching output of the regulator. Internally connected to source of the HS FET and drain of the LS FET. Connect to power inductor.	
INT	20	А		For internal circuit, must connect a 5.1K resistor to AGND.	
VCC	21	Р		Output of internal bias supply. Used as supply to internal control circuits. Connect a high quality 2.2 μ F capacitor from this pin to GND.	



8 Specifications

8.1 Absolute Maximum Ratings

Voltages are with respect to GND (unless otherwise noted) (1)

	PARAMETER	MIN	MAX	UNIT
	IN to PGND	-0.3	40	
	OUT to PGND	-0.3	20	
	EN to AGND	-0.3	VIN + 0.3	
	CSP to AGND	-0.3	20	
Input voltage	CSN to AGND	-0.3	20	V
	BUS to AGND	-0.3	18	
	RT/SYNC to AGND	-0.3	6	
	CTRL1 or CTRL2 to AGND	-0.3	6	
	AGND to PGND	-0.3	0.3 40 0.3 20 0.3 VIN + 0.3 0.3 20 0.3 20 0.3 20 0.3 18 0.3 6 0.3 6 0.3 0.3 0.3 VIN + 0.3 0.3 6 0.3 18 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 6 0.3 18 0.3 7 0.3 18 0.3 7 0.3 18 0.3 18 0.3 7 0.3 18 0.3	
Output voltage	SW to PGND	-0.3	VIN + 0.3	
	SW to PGND (less than 10 ns transients)	-3.5	40	
Output voltage	BOOT to SW	-0.3	6	V
	VCC to AGND	-0.3	6	
	LS_GD	-0.3	18	
	TPS25840-Q1: DP_IN, DM_IN to AGND	-0.3	18	
	TPS25842-Q1: DP_IN, DM_IN to AGND	-0.3	7	
Voltage range	DP_OUT, DM_OUT to AGND	-0.3	6	V
	FAULT, BUCK_ST, INT to AGND	-0.3	6	
	ILIMIT or IMON to AGND	-0.3	40 20 VIN + 0.3 20 20 18 6 6 0.3 VIN + 0.3 40 6 6 18 18 7 6 6 6 18 18 7 18 18 18 7 10 10 10 10 10 10 10 10 10 10	
Pin positive source current, I _{VCC}	VCC Source Current		5	mA
Pin positive sink current, I _{SNK}	FAULT, BUCK_ST			Α
I/O current	DP_IN to DP_OUT, or DM_IN to DM_OUT in SDP, CDP, or Client Mode	-100	100	mA
T _J	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	– 65	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

8.2 ESD Ratings

				VALUE	UNIT
V _(ESD) Electrosta		Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000 ⁽²⁾	
		Charged device model (CDM), per AEC Q100-011	Corner pins (1, 8, 9, 17, 25 and 32)	±750 ⁽³⁾	
	Electrostatic discharge		Other pins	±750 ⁽³⁾	V
		IEC 61000-4-2 contact discharge	DP_IN, DM_IN pins	±8000 ⁽⁴⁾	
		IEC 61000-4-2 air-gap discharge	DP_IN, DM_IN pins	±15000 ⁽⁴⁾	

- (1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.
- (2) The passing level per AEC-Q100 Classification H2.
- (3) The passing level per AEC-Q100 Classification C5
- (4) Surges per IEC61000-4-2, 1999 applied between DP_IN, DM_IN and output ground of the TPS2584x-Q1 evaluation module.



8.3 Recommended Operating Conditions

Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM MAX	UNIT
		IN to PGND	4.5	36	
		EN	0	VIN	
		VCC when driven from external regulator	0	5.5	
V_{I}	Input voltage	DP_IN, DM_IN	0	3.6	
		DP_OUT, DM_OUT	0	3.6	V
		CTRL1, CTRL2	0	VCC	
		RT/SYNC when driven by external clock	0	VCC	
V_{PU}	Pull up voltage	FAULT, BUCK_ST	0	VCC	
Vo	Output voltage	CSN/OUT	0	6.5	
		Buck regulator output current	0	3.5	Α
I _O	Output current	DP_IN to DP_OUT or DM_IN to DM_OUT Continuous current in SDP, CDP or Client Mode	-30	30	mA
I _{SNK}	Sink current	FAULT, BUCK_ST		10	
I	Input current	Continuous current into the CSP pin		200	μΑ
R _{EXT}	External resistnace	R _{IMON} , R _{ILIMIT}	0	100	kΩ
TJ		Operating junction temperature	-40	125 ⁽¹⁾	°C

⁽¹⁾ Operating at junction temperatures greater than 125°C is possible, however lifetime will be degraded.



8.4 Thermal Information

		TPS2584x-Q1	
	THERMAL METRIC ⁽¹⁾	RHB (VQFN)	UNIT
		32 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	17.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	7.2	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

8.5 Electrical Characteristics

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	TE (IN PIN)				1	
V _{IN}	Operating input voltage range		4.5		36	V
IQ	Operating quiescent current (non switching)	$V_{EN/UVLO} = V_{IN}$, CTRL1 = CTRL2 = V_{CC} , $V_{CSN} = 8V$, INT pull down resistance = $5.1 \text{k}\Omega$		700	990	μA
I _{SD}	Shutdown quiescent current; measured at IN pin.	EN= 0		10	16	μΑ
ENABLE and UV	LO (EN/UVLO PIN)					
V _{EN/UVLO_VCC_H}	EN/UVLO input level required to turn on internal LDO	V _{EN/UVLO} rising threshold			1.14	٧
V _{EN/UVLO_VCC_L}	EN/UVLO input level required to turn off internal LDO	V _{EN/UVLO} falling threshold	0.3			V
V _{EN/UVLO_H}	EN/UVLO input level required to turn on state machine	V _{EN/UVLO} rising threshold	1.140	1.200	1.260	V
V _{EN/UVLO_HYS}	Hysteresis	V _{EN/UVLO} falling threshold		90		mV
I _{LKG_EN/UVLO}	Enable input leakage current	V _{EN/UVLO} = 3.3 V		0.5		uA
INTERNAL LDO						
V_{BOOT_UVLO}	Bootstrap voltage UVLO threshold			2.2		V
V _{CC}	Internal LDO output voltage appearing on VCC pin	6 V ≤ V _{IN} ≤ 36 V	4.75	5	5.25	V
V _{CC_UVLO_R}	Rising UVLO threshold		3.4	3.6	3.8	V
V _{CC_UVLO_HYS}	Hysteresis			600		mV
CURRENT LIMIT	VOLTAGE (CSP - CSN/OUT PINS) TO A	ACTIVATE BUCK AVG CURRENT LIMITI	NG			
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	$ \begin{aligned} &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = 13 \\ &k\Omega, R_{IMON} = 13 k\Omega, \text{-}40^{\circ}\text{C} \leq \text{T}_{J} \leq \\ &125^{\circ}\text{C} \end{aligned} $	43.5	46	48.5	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	$ \begin{aligned} &V_{CSN} = 5 \text{ V, } R_{SET} = 300 \Omega, R_{ILIMIT} = 13 \\ &k\Omega, R_{IMON} = 13 k\Omega, \text{-}40^{\circ}\text{C} \leq T_{J} \leq \\ &150^{\circ}\text{C} \end{aligned} $	42.5	46	49.5	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	V_{CSN} = 5 V, R_{SET} = 300 Ω, R_{ILIMIT} = 26.1 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_{J} ≤ 125°C	20	22.5	25	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage buck regulator control loop	V_{CSN} = 5 V, R_{SET} = 300 Ω, R_{ILIMIT} = 26.1 kΩ, R_{IMON} = 13 kΩ, -40°C ≤ T_{J} ≤ 150°C	19	22.5	26	mV
CURRENT LIMIT	VOLTAGE (CSP - CSN/OUT PINS) TO A	CTIVATE EXTERNAL NFET CURRENT	LIMITING			-



Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

provided for refer	rence purposes only. PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	PARAMETER		IVIIIN	ITF	IVIAA	UNIT
(V _{CSP} – V _{CSN/OUT})	Current limit voltage NFET control loop	$V_{CSN} = 5 \text{ V}, R_{SET} = 300 \Omega, R_{ILIMIT} = 6.8 \text{ k}\Omega, R_{IMON} = 13 \text{ k}\Omega, -40 ^{\circ}\text{C} \le T_{J} \le 125 ^{\circ}\text{C}$	40	43	46	mV
(V _{CSP} - V _{CSN/OUT})	Current limit voltage NFET control loop	$V_{CSN} = 5$ V, $R_{SET} = 300$ Ω, $R_{ILIMIT} = 6.8$ kΩ, $R_{IMON} = 13$ kΩ, -40 °C $\leq T_{J} \leq 150$ °C	38.5	43	47.5	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage NFET control loop	$V_{CSN} = 5 \text{ V}, R_{SET} = 300 \Omega, R_{ILIMIT} = 13.7 \text{ k}Ω, R_{IMON} = 13 \text{ k}Ω, -40 ^{\circ}C \le T_{J} \le 125 ^{\circ}C$	18	21	24	mV
(V _{CSP} – V _{CSN/OUT})	Current limit voltage NFET control loop	$V_{CSN} = 5 \text{ V}, R_{SET} = 300 \Omega, R_{ILIMIT} = 13.7 \text{ k}Ω, R_{IMON} = 13 \text{ k}Ω, -40 ^{\circ}C \le T_{J} \le 150 ^{\circ}C$	17	21	25	mV
CURRENT LIMIT	- BUCK REGULATOR PEAK CURRENT	LIMIT	•			
I _{L-SC-HS}	High-side current limit		4.6	5.4	6.2	Α
I _{L-SC-LS}	Low-side current limit		3.5	4	4.5	Α
I _{L-NEG-LS}	Low-side negative current limit		-3.1	-2.1	-1.3	Α
	SATION VOLTAGE				ļ	
V _{IMON}	Cable compensation voltage	$ \begin{aligned} &(\text{V}_{\text{CSP}} - \text{V}_{\text{CSN}}) = \text{46 mV}, \ \text{R}_{\text{SET}} = 300 \ \Omega, \\ &\text{R}_{\text{ILIMIT}} = \text{13 k}\Omega, \ \text{R}_{\text{IMON}} = \text{13 k}\Omega \end{aligned} $	0.935	1	1.065	V
V _{IMON}	Cable compensation voltage	$ \begin{aligned} &(\text{V}_{\text{CSP}} - \text{V}_{\text{CSN}}) = 23 \text{ mV}, \text{R}_{\text{SET}} = 300 \Omega, \\ &\text{R}_{\text{ILIMIT}} = 13 \text{k}\Omega, \text{R}_{\text{IMON}} = 13 \text{k}\Omega \end{aligned} $	0.435	0.5	0.565	V
V _{IMON}	Cable compensation voltage (internal clamp)	$(V_{CSP} - V_{CSN}) = 46 \text{ mV}, R_{SET} = 300 \Omega,$ $R_{ILIMIT} = 13 \text{ k}\Omega, R_{IMON} = \text{open}$		1.8		V
BUCK OUTPUT V	OLTAGE (CSN/OUT PIN)					
V _{CSN/OUT}	Output voltage	INT pulldown resistance = $5.1k\Omega$, $R_{IMON} = 0 \Omega$, $R_{ILIMIT} = 0 \Omega$	5.05	5.10	5.15	V
V _{CSN/OUT}	Output voltage accuracy	INT pulldown resistance = $5.1k\Omega$, $R_{IMON} = 0 \Omega$, $R_{ILIMIT} = 0 \Omega$	-1		1	%
V _{CSN/OUT_OV}	Overvoltage level on CSN/OUT pin which buck regulator stops switching	V _{CSN/OUT} rising	7.1	7.5	7.9	V
V _{CSN/OUT_OV_HYS}	Hysteresis			500		mV
V _{HC}	CSN / OUT pin voltage required to trigger short circuit hiccup mode		<u>.</u>	2		V
V_{DROP}	Dropout voltage (V _{IN} -V _{OUT})	$V_{IN} = V_{OUT} + V_{DROP}$, $V_{OUT} = 5.1V$, $I_{OUT} = 3A$	<u>.</u>	150		mV
BUCK REGULAT	OR INTERNAL RESISTANCE					
R _{DS-ON-HS}	High-side MOSFET ON-resistance	Load = 3 A, T _J = 25°C		40	45	mΩ
R _{DS-ON-HS}	High-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 125°C		40	68	mΩ
R _{DS-ON-HS}	High-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 150°C		40	75	mΩ
R _{DS-ON-LS}	Low-side MOSFET ON-resistance	Load = 3 A, T _J = 25C		35	41	mΩ
R _{DS-ON-LS}	Low-side MOSFET ON-resistance	Load = 3 A, -40°C ≤ T _J ≤ 125°C		35	60	mΩ
R _{DS-ON-LS}	Low-side MOSFET ON-resistance	Load = 3 A, -40 °C \leq T _J \leq 150°C		35	68	$m\Omega$
NFET GATE DRIV	/E (LS_GD PIN)	,				
V_{LS_GD}	NFET gate drive output voltage	$V_{CSN/OUT} = 5.1 \text{ V}, C_G = 1000 \text{ pF (see} \ 27)$	9.5	11	12.5	V
I _{LS_DR_SRC}	NFET gate drive output source current	$V_{CSN/OUT} = 5.1 \text{ V}, C_G = 1000 \text{ pF}$	2	3	4	μΑ
I _{LS_DR_SNK}	NFET gate drive output sink current	$V_{CSN/OUT} = 5.1 \text{ V}, C_G = 1000 \text{ pF}$	20	35	50	μΑ
$V_{LS_GD_UVLO_R}$	V _{CSN/OUT} rising threshold for LS_GD operation	V _{CSN/OUT} rising	2.85	3	3.15	V



Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{LS_GD_UVLO_HYS}	Hysteresis			80		mV
BUS DISCHARG	E (BUS PIN)					
V_{BUS_OV}	Rising threshold for BUS pin overvoltage protection	V _{BUS} rising	6.6	7	7.3	٧
V _{BUS_OV_HYS}	Hysteresis			180		mV
R _{BUS_DCHG_18V}	Discharge resistance for BUS	V _{BUS} = 18V, measure leakage current		29		kΩ
R _{BUS_DCHG_8V}	Discharge resistance for BUS	V _{BUS} = 8V, measure leakage current		35		kΩ
FAULT, BUCK_S	ST					
V _{OL}	FAULT Output low voltage	I _{SNK_PIN} = 0.5 mA			250	mV
I _{OFF}	FAULT Off-state leakage	V _{PIN} = 5.5 V	·		1	μA
V _{OL}	BUCK_ST Output low voltage	I _{SNK_PIN} = 0.5 mA	·		250	mV
I _{OFF}	BUCK_ST Off-state leakage	V _{PIN} = 5.5 V	·		1	μA
CTRL1, CTRL2 -	LOGIC INPUTS		·			
V _{IH}	Rising threshold voltage			1.48	2	V
V _{IL}	Falling threshold voltage		0.85	1.30		V
V _{HYS}	Hysteresis		·	180		mV
I _{IN}	Input current		-1		1	μA
DP_IN AND DM_	IN OVERVOLTAGE PROTECTION					
V _{Dx_IN_OV}	Rising threshold for Dx_IN overvoltage protection	DP_IN or DM_IN rising	3.7	3.9	4.15	V
	Hysteresis			100		mV
R _{Dx_IN_DCHG_18V}	Discharge resistance for Dx_IN	VDx_IN = 18V, measure leakage current		94		kΩ
R _{Dx_IN_DCHG_5V}	Discharge resistance for Dx_IN	VDx_IN = 5V, measure leakage current		416		kΩ
HIGH-BANDWID	TH ANALOG SWITCH					
R _{DS_ON}	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V}, I_{DP_IN} = I_{DM_IN} = 30 \text{ mA}$		3.4	6.3	Ω
R _{DS_ON}	DP and DM switch on-resistance	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$	_	4.3	7.7	Ω
ΔR _{DS_ON}	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V}, I_{DP_IN} = I_{DM_IN} = 30 \text{ mA}$		0.05	0.15	Ω
∆R _{DS_ON}	Switch resistance mismatch between DP and DM channels	$V_{DP_OUT} = V_{DM_OUT} = 2.4 \text{ V}, I_{DP_IN} = I_{DM_IN} = -15 \text{ mA}$		0.05	0.15	Ω
C _{IO_OFF}	DP/DM switch off-state capacitance	$V_{EN} = 0 \text{ V}, V_{DP_IN} = V_{DM_IN} = 0.3 \text{ V},$ $Vac = 0.03 \text{ V}_{PP}$, $f = 1 \text{ MHz}$		6.7		pF
C _{IO_ON}	DP/DM switch on-state capacitance	$V_{DP_IN} = V_{DM_IN} = 0.3 \text{ V, Vac} = 0.03$ V_{PP} , $f = 1 \text{ MHz}$		10		pF
O _{IRR}	Off-state isolation	V _{EN} = 0 V, f = 250 MHz		9		dB
X _{TALK}	On-state cross-channel isolation	f = 250 MHz		29		dB
$I_{lkg(OFF)}$	Off-state leakage current, DP_OUT and DM_OUT	$ \begin{array}{c} V_{EN} = 0 \text{ V, } V_{DP_IN} = V_{DM_IN} = 3.6 \text{ V,} \\ V_{DP_OUT} = V_{DM_OUT} = 0 \text{ V,} \\ measure \ I_{DP_OUT} \ and \ I_{DM_OUT} \end{array} $		0.1	1.5	μΑ
BW	Bandwidth (-3 dB)	$R_L = 50 \Omega$		800		MHz
CHARGING DOV	VNSTREAM PORT (CDP) DETECT	<u> </u>			ļ	
V _{DM_SRC}	DM_IN CDP output voltage	V _{DP_IN} = 0.6 V, -250 μA < I _{DM_IN} < 0 μA	0.5	0.6	0.7	V



Electrical Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{DAT_REF}	DP_IN rising lower window threshold for V _{DM_SRC} activation		0.36	0.38	0.4	V
V_{DAT_REF}	Hysteresis			50		mV
V _{LGC_SRC}	DP_IN rising upper window threshold for VDM_SRC deactivation		0.8	0.84	0.88	V
V _{LGC_SRC_HYS}	Hysteresis			100		mV
I _{DP_SINK}	DP_IN sink current	V _{DP_IN} = 0.6 V	40	70	100	μA
RT/SYNC THRE	SHOLD (RT/SYNC PIN)					
V _{IH_RT/SYNC}	RT/SYNC high threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)	3.5			V
V _{IL_RT/SYNC}	RT/SYNC low threshold for external clock synchronization	Amplitude of SYNC clock AC signal (measured at SYNC pin)			0.8	V
THERMAL SHU	TDOWN					
_	The arread about decine	Shutdown threshold		160		°C
T _{SD}	Thermal shutdown	Recovery threshold		140		°C

8.6 Timing Requirements

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMIN} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

provided for	reference purposes errig.					
			MIN	NOM	MAX	UNIT
SYNC (RT/S	YNC PIN) WITH EXTERNAL CLOCK					
f _{SYNC}	Switching frequency using external clock on RT/SYNC pin		300		2300	kHz
T _{SYNC_MIN}	Minimum SYNC input pulse width	f _{SYNC} = 400kHz, V _{RT/SYNC} > V _{IH_RT/SYNC} , V _{RT/SYNC} < V _{IL_RT/SYNC}		100		ns
TLOCK IN	PLL lock time			100		μs

8.7 Switching Characteristics

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SOFT STAR	rT		•			
T _{SS}	Internal soft-start time	The time of internal reference to increase from 0 V to 1.0 V	3	5	7	ms
HICCUP MC	DDE					
N _{OC}	Number of cycles that LS current limit is tripped to enter Hiccup mode			128		Cycles
T _{OC}	Hiccup retry delay time			118		ms
SW (SW PIN	N)				-	
T _{ON_MIN}	Minimum turnon-time			105		ns
T _{ON_MAX}	Maximum turnon-time, HS timeout in dropout			7.5		μs
T _{OFF_MIN}	Minimum turnoff time			80		ns




Switching Characteristics (continued)

Limits apply over the junction temperature (T_J) range of -40°C to +150°C; V_{IN} = 13.5 V, f_{SW} =400 kHz, C_{VCC} = 2.2 μ F, R_{SNS} = 15 m Ω , R_{IMON} = 13 k Ω , R_{ILIMIT} = 13 k Ω , R_{SET} = 300 Ω unless otherwise stated. Minimum and maximum limits are specified through test, design or statistical correlation. Typical values represent the most likely parametric norm at T_J = 25°C, and are provided for reference purposes only.


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
D _{max}	Maximum switch duty cycle		98			%
TIMING RESIS	STOR AND INTERNAL CLOCK		·			
f _{SW_RANGE}	Switching frequency range using RT mode		300		2300	kHz
	Switching frequency	$R_T = 49.9 \text{ k}\Omega$	360	400	440	kHz
f_{SW}	Switching frequency	$R_T = 8.87 \text{ k}\Omega$	1953	2100	2247	kHz
FS _{SS}	Frequency span of spread spectrum operation			±6		%
NFET DRIVER	?		·			
t _r	V _{LS_DR} rise time	VOUT = 5.1V, NFET = CSD87502Q2, time from LS_GD 10% to 90%		1000		μs
t _f	V _{LS_DR} fall time	VOUT = 5.1V, NFET = CSD87502Q2, time from LS_GD time 90% to 10%				μs
CURRENT LIN	MIT - EXTERNAL NFET CONNECTED BET	WEEN CSN/OUT AND BUS, LS_GD CON	NECTED T	O FET GA	ATE	
t _{OC_HIC_ON}	ON-time during hiccup mode			2		ms
toc_HIC_OFF	OFF-time during hiccup mode			263		ms
FAULT DUE 1	TO VBUS OC, VBUS OV, DP OV, DM OV				•	
t _{DEGLA}	Asserting deglitch time		5.5	8.2	11.5	ms
t _{DEGLD}	De-asserting deglitch time		5.5	8.2	11.5	ms
BUCK_ST						
t _{DEGLA}	Asserting deglitch time		88	150	220	ms
HIGH-BANDW	VIDTH ANALOG SWITCH				•	
t _{pd}	Analog switch propagation delay			0.14		ns
t _{SK}	Analog switch skew between opposite transitions of the same port (t _{PHL} – t _{PLH})			0.02		ns
t _{OV_Dn}	DP_IN and DM_IN overvoltage protection response time			2		μs
t _{ST_DEG_Dn}	Deglitch time from Vcc > 4V to DP / DM data switch turn on		88	150	220	ms




8.8 Typical Characteristics























图 23. Data Transmission Characteristics vs Frequency






图 25. On-State Cross-Channel Isolation vs Frequency



9 Parameter Measurement Information






图 26. Short-Circuit Parameters

图 27. NFET Gate Drive Rise and Fall Time




图 28. Short-to-Battery System Test Setup



10 Detailed Description

10.1 Overview

The TPS2584x-Q1 devices are full-featured solutions for implementing a compact USB charging port with support for Type-A BC1.2 standards. Both devices contain an efficient 36-V buck regulator power source capable of providing up to 3.5 A of output current at 5.10 V (nominal). System designers can optimize efficiency or solution size through careful selection of switching frequency over the range of 300 to 2200 kHz with sufficient margin to operate above or below the AM radio frequency band. In all versions the buck regulator operates in forced PWM mode ensuring fixed switching frequency regardless of load current. Spread-spectrum feature aid reducing harmonic peaks of the switching frequency potentially simplifying EMI filter design and easing compliance.

Current sensing via a precision high-side current sense amplifier enables an accurate, user programmable overcurrent limit setting; and programmable linear cable compensation to overcome IR losses when powering remote USB ports.


The CTRL1 and CTRL2 pins set the operating mode for the TPS2584x-Q1 device. The device can support CDP, SDP or Client configurations.

The TPS25840-Q1 integrates high band-width (800 MHz) USB switches, includes short to V_{BAT} and short to V_{BUS} protection as well as IEC61000-4-2 electrostatic discharge clamps to protect the host from potentially damaging overvoltage conditions.

The TPS25842-Q1 integrates high band-width (800 MHz) USB switches, includes short to V_{BUS} protection as well as IEC61000-4-2 electrostatic discharge clamps, but does not support short to V_{BAT} protection.



10.2 Functional Block Diagram



10.3 Feature Description

10.3.1 Buck Regulator

The following operating description of the TPS2584x-Q1 will refer to the *Functional Block Diagram* and the waveforms in $\[mathbb{R}\]$ 29. TPS2584x-Q1 is a step-down synchronous buck regulator with integrated high-side (HS) and low-side (LS) switches (synchronous rectifier). The TPS2584x-Q1 supplies a regulated output voltage by turning on the HS and LS NMOS switches with controlled duty cycle. During high-side switch ON time, the SW pin voltage swings up to approximately V_{IN} , and the inductor current i_L increase with linear slope ($V_{IN} - V_{OUT}$) / L. When the HS switch is turned off by the control logic, the LS switch is turned on after an anti-shoot-through dead time. Inductor current discharges through the LS switch with a slope of $-V_{OUT}$ / L. The control parameter of a buck converter is defined as Duty Cycle D = t_{ON} / T_{SW} , where t_{ON} is the high-side switch ON time and T_{SW} is the switching period. The regulator control loop maintains a constant output voltage by adjusting the duty cycle D. In an ideal buck converter, where losses are ignored, D is proportional to the output voltage and inversely proportional to the input voltage: $D = V_{OUT} / V_{IN}$.






图 29. SW Node and Inductor Current Waveforms in Continuous Conduction Mode (CCM)

The TPS2584x-Q1 employs fixed frequency peak current mode control. A voltage feedback loop is used to get accurate DC voltage regulation by adjusting the peak current command based on voltage offset. The peak inductor current is sensed from the high-side switch and compared to the peak current threshold to control the ON time of the high-side switch. The voltage feedback loop is internally compensated, which allows for fewer external components, makes it easy to design, and provides stable operation with almost any combination of output capacitors. TPS2584x-Q1 operates in FPWM mode for low output voltage ripple, tight output voltage regulation, and constant switching frequency.

10.3.2 Enable/UVLO

The voltage on the EN/UVLO pin controls the ON or OFF operation of TPS2584x-Q1. An EN/UVLO pin voltage higher than $V_{\text{EN/UVLO-VOUT-H}}$ is required to start the internal regulator (Assume 5.1k pull down resister on INT pin). The EN/UVLO pin is an input and can not be left open or floating. The simplest way to enable the operation of the TPS2584x-Q1 is to connect the EN to V_{IN} . This allows self-start-up of the TPS2584x-Q1 when V_{IN} is within the operation range.




图 30. Precision Enable Behavior

Many applications will benefit from the employment of an enable divider R_{ENT} and R_{ENB} ($\ensuremath{\mathbb{R}}$ 31) to establish a precision system UVLO level for the TPS2584x-Q1. System UVLO can be used for sequencing, ensuring reliable operation, or supply protection, such as a battery discharge level. To ensure the USB port V_{BUS} is within the 5-V operating range as required for USB compliance (refer to USB.org for the latest USB specifications and requirements), it is suggested that the R_{ENT} and R_{ENB} resistors be chosen such that the TPS2584x-Q1 enables when V_{IN} is approximately 6 V. Considering the drop out voltage of the buck regulator and IR loses in the system, 6 V provides adequate margin to maintain V_{BUS} within USB specifications. If system requirements such as a warm crank (start) automotive scenario require operation with $V_{IN} < 6$ V, the values of R_{ENT} and R_{ENB} can be calculated assuming a lower V_{IN} . An external logic signal can also be used to drive EN/UVLO input when a microcontroller is present and it is desirable to enable or disable the USB port remotely for other reasons.




图 31. System UVLO by Enable Divider

UVLO configuration using external resistors is governed by the following equations:



$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_H}} - 1\right) \times R_{ENB} \tag{1}$$

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO_HYS}}{V_{EN/UVLO_H}}\right)$$
(2)

Example:

 $V_{IN(ON)} = 6 V$ (user choice)

 $R_{ENB} = 5 \text{ k}\Omega \text{ (user choice)}$

$$R_{ENT} = [(V_{IN(ON)} / V_{EN/UVLO\ H}) - 1] \times R_{ENB} = 19.6 kΩ$$
. Choose standard 20 kΩ.

Therefore, $V_{IN(OFF)} = 6 V x [1 - (0.09 V / 1.2 V)] = 5.55 V$

A typical start-up waveform is shown in \(\bar{\mathbb{Z}} \) 32. The rise time of DCDC VBUS voltage is about 5 ms.




图 32. Typical Start-up Behavior, V_{IN} = 13.5 V, R_{IMON} = 12.6 k Ω

For TPS2584x-Q1, the pin voltage must meet the requirement below during startup, see 23.

- V_{BUS} < 0.8 V (typical)
- V_{DX OUT} < 2.2 V (typical)
- $V_{DX IN} < 1.5 V \text{ (typical)}$

After the 150-ms deglitch time, no additional requirement on these pins. In real application, BUCK_ST pin can be used to configure the timing sequence.




图 33. TPS2584x-Q1 Pin Voltage Requirement During Startup

10.3.3 Switching Frequency and Synchronization (RT/SYNC)

The switching frequency of the TPS2584x-Q1 can be programmed by the resistor R_T from the RT/SYNC pin and GND pin. To determine the RT resistance, for a given switching frequency, use $\Delta \pm 3$.

$$R_{RT}(k\Omega) = 26660 \times f_{SW}^{-1.0483}(kHz)$$

$$(3)$$

(Cy) 80 45 45 40 40 40 40 40 40 40 1600 1800 2000 2200 Switching Frequency (kHz)

图 34. RT Set Resistor vs Switching Frequency

Typical RT resistors value are listed in 表 1.

表 1. Setting the Switching Frequency with RT

RT (kΩ)	SWITCHING FREQUENCY (kHz)
68.1	300
49.9	400
39.2	500
19.1	1000
12.4	1500



表 1. Setting the Switching Frequency with RT (接下页)

RT (kΩ)	SWITCHING FREQUENCY (kHz)
9.31	2000
8.87	2100
8.45	2200

TPS2584x-Q1 switching action can be synchronized to an external clock from 300 kHz to 2.3 MHz. The RT/SYNC pin can be used to synchronize the internal oscillator to an external clock. The internal oscillator can be synchronized by AC coupling a positive edge into the RT/SYNC pin. The AC coupled peak-to-peak voltage at the RT/SYNC pin must exceed the SYNC amplitude threshold of 3.5 V (typical) to trip the internal synchronization pulse detector, and the minimum SYNC clock ON and OFF time must be longer than 100 ns (typical). When using a low impedance signal source, the frequency setting resistor R_T is connected in parallel with an AC coupling capacitor C_{COUP} to a termination resistor R_{TERM} (for example: 50 Ω). The two resistors in series provide the default frequency setting resistance when the signal source is turned off. A 10 pF ceramic capacitor can be used for C_{COUP} . $\boxed{8}$ 35 show the device synchronized to an external clock.




图 35. Synchronize to External Clock


In order to avoid AM radio frequency brand and maintain proper regulation when minimum ON-time or minimum OFF-time is reached, the TPS2584x-Q1 implement frequency foldback scheme depends on VIN voltage, refer to 图 10.

- When 8 V < VIN ≤ 19 V, the switching frequency of TPS2584x-Q1 is determined by R_T resistor or external sync clock.
- When VIN ≤ 8 V, the switching frequency of TPS2584x-Q1 is set to default 420kHz, regardless of R_T resistor setting or external sync clock.
- When VIN > 19 V, the switching frequency of TPS2584x-Q1 is set to default 420kHz, regardless of R_T resistor setting or external sync clock.

图 36, 图 37 and 图 38 show the device switching frequency and behavior under different VIN voltage and $R_T = 8.87 k\Omega$.

图 39, 图 40 and 图 41 show the device switching frequency and behavior under different VIN voltage and synchronized to an external 2.1M system clock.







10.3.4 Spread-Spectrum Operation

In order to reduce EMI, the TPS2584x-Q1 introduce frequency spread spectrum. The spread spectrum is used to eliminate peak emissions at specific frequencies by spreading emissions across a wider range of frequencies than a part with fixed frequency operation. In most systems, low frequency conducted emissions from the first few harmonics of the switching frequency can be easily filtered. A more difficult design criterion is reduction of emissions at higher harmonics which fall in the FM band. These harmonics often couple to the environment through electric fields around the switch node. The TPS2584x-Q1 devices use ±6% spread of switching frequencies with 1/256 swing frequency.

The spread spectrum function is only available when using the TPS2584x-Q1 internal oscillator. If the RT/SYNC pin is synchronized to an external clock, the spread spectrum function will be turn off.

10.3.5 VCC, VCC_UVLO

The TPS2584x-Q1 integrates an internal LDO to generate V_{CC} for control circuitry and MOSFET drivers. The nominal voltage for V_{CC} is 5 V. The V_{CC} pin is the output of an LDO and must be properly bypassed. A high quality ceramic capacitor with a value of 2.2 μ F to 4.7 μ F, 10 V or higher rated voltage should be placed as close as possible to VCC and grounded to the PGND ground pin. The V_{CC} output pin should not be loaded with more than 5 mA, or shorted to ground during operation. Shorting V_{CC} to ground during operation may cause damage to the TPS2584x-Q1.

10.3.6 Minimum ON-time, Minimum OFF-time

Minimum ON-time, T_{ON_MIN} , is the smallest duration of time that the HS switch can be on. T_{ON_MIN} is typically 105 ns in the TPS2584x-Q1. Minimum OFF-time, T_{OFF_MIN} , is the smallest duration that the HS switch can be off. T_{OFF_MIN} is typically 80 ns in the TPS2584x-Q1. In CCM (FPWM) operation, T_{ON_MIN} and T_{OFF_MIN} limit the voltage conversion range given a selected switching frequency.

The minimum duty cycle allowed is:

$$D_{MIN} = T_{ON_MIN} \times f_{sw} \tag{4}$$

And the maximum duty cycle allowed is:

$$D_{MAX} = 1 - T_{OFF_MIN} \times f_{sw} \tag{5}$$

Given fixed T_{ON_MIN} and T_{OFF_MIN} , the higher the switching frequency the narrower the range of the allowed duty cycle.

10.3.7 Internal Compensation

10.3.8 Bootstrap Voltage (BOOT)

The TPS2584x-Q1 provides an integrated bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor is refreshed when the high-side MOSFET is off and the low-side switch conducts. The recommended value of the BOOT capacitor is 0.47 μ F. A ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher is recommended for stable performance overtemperature and voltage.

10.3.9 R_{SNS}, R_{SET}, R_{ILIMIT} and R_{IMON}

The programmable current limit threshold and full-scale cable compensation voltage are determined by the values of the R_{SNS} , R_{SET} , R_{ILIMIT} and R_{IMON} resistors. Refer to $\boxed{8}$ 42.

- R_{SNS} is the current sense resistor. The recommended voltage across R_{SNS} under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current limiting is desired for $I_{OUT(MAX)} \ge 3.3$ A, then $R_{SNS} = 0.05$ V / 3.3 A = 0.01515 Ω . Choose a standard value of 15 m Ω .
- R_{SET} determines the input current to the transconductance amplifier and current mirror. The amplifier



balances the voltage to be equal to that across R_{SNS} . Choose a R_{SET} value to produce an I_{SET} current between 75 - 180 μA at the desired $I_{OUT(MAX)}$. Considering 50 mV across R_{SET} , a value of 300 Ω will provide approximately 166 μA of I_{SET} current to the amplifier and mirror circuit. Care should be taken to limit the I_{SET} current below 200 μA to avoid saturating the internal amplifier circuit.

- R_{ILIMIT} inconjuction with the 0.5 x I_{SET} current produces a voltage on the ILIMIT pin which is proportional to the load current flowing in R_{SNS}. See Current Limit Setting using R_{ILIMIT} for details on setting the current limit.
- R_{IMON} inconjuction with the 0.5 x I_{SET} current produces a voltage on the IMON pin which is proportional to the load current flowing in R_{SNS}. See *Cable Compensation* for details on setting the current limit.




图 42. Current Limit and Cable Compensation Circuit

10.3.10 Overcurrent and Short Circuit Protection

For maximum versatility, TPS2584x-Q1 includes both a precision, programmable current limit as well cycle-by-cycle current limit to protect the USB port from extreme overload conditions. In most applications the R_{ILIMIT} resistor in conjunction with the selection of R_{SNS} and R_{SET} will determine the overload threshold. The cycle-by-cycle current limit will serve as a backup means of protection in the event R_{ILMIT} is shorted to ground disabling the programmable current limit function.

10.3.10.1 Current Limit Setting using R_{ILIMIT}

Refer to \$\bigsep\$ 42. The TPS2584x-Q1 can establish current limit by two methods.

- Using external a single or back-to-back N-Channel MOFETs between CSN/OUT and BUS: A voltage of 0.49
 V on the ILIMIT pin initiates current limiting using the external MOSFET by decreasing the LS_GD voltage
 causing the FET to operate in the saturation region. To protect the MOSFETs from damage a hiccup timer
 limits the duty cycle to prevent thermal runaway. Refer to the Specifications for MOSFET hiccup timing.
- Buck average current limit: No MOSFET, CSN/OUT connected to BUS. The LS_GD must be pulled up through 2.2-kΩ resistor. In this configuration a voltage of 1 V across R_{ILIMIT} on the ILIMIT pin initiates average current limiting of the buck regulator.

The two level current limit is described below:



Isolating a fault on the USB port from other loads connected to the CSP output of the TPS2584x-Q1. In some applications, it may be useful to power additional circuitry (for example: USB HUB) from the output of the TPS2584x-Q1 and maintain operation of these circuits in the event of a short circuit downstream of the BUS pin. To prevent triggering the MOSFET current limit below the programmed ILIMIT threshold, external circuits should be supplied after the inductor and before the current sense resistor, R_{SNS}.

After R_{SNS} and R_{SET} are determined and the full load I_{SET} current is known, the resistor value R_{ILIMIT} can be determined by:

$$R_{ILIMIT} = \frac{0.49 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$
(6)

In most cases, the recommended voltage across R_{SNS} under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. While in some application, R_{ILIMIT} is the only resistor that can be changed to achieve different current limit. Typical R_{ILIMIT} resistors value are listed in $\frac{1}{5}$ 2 given the condition $R_{SNS} = 15$ m Ω and $R_{SET} = 300$ Ω

Current Limit Threshold (mA)	R_ILIMIT ($k\Omega$)			
Current-Limit Threshold (mA)	With External MOSFET	Without External MOSFET		
700	26.1	53.6		
1500	12.7	26.1		
1700	11.3	22.6		
2700	7.15	14.7		
3000	6.49	13		
3400	5.62	11.5		
3800	5.11	10.5		

表 2. Setting the Current Limit with RILIMIT

CSN/OUT connected directly to BUS, LS_GD must be pulled up through 2.2-k Ω resistor. The TPS2584x-Q1 can operate as a stand-alone USB charging port. In this configuration, the internal buck regulator operates with average current limiting as programmed by the ILIMIT pin, potentially producing less heat compared to N-channel MOSFET current limiting

After R_{SNS} and R_{SET} are determined and the full load I_{SET} current is known, the resistor value R_{ILIMIT} can be determined by:

$$R_{ILIMIT} = \frac{1 \times R_{SET}}{0.5 \times (I_{LIMIT} \times R_{SNS} + 0.0007)}$$

$$\tag{7}$$

Typical R_{ILIMIT} resistors value are listed in $\frac{1}{8}$ 2 given the condition R_{SNS} = 15 mΩ and R_{SET} = 300 Ω




图 43. Current Limit with External MOSFET

图 44. Buck Average Current Limit



10.3.10.2 Buck Average Current Limit Design Example

To start the procedure, the $I_{LOAD(MAX)}$, R_{SNS} and R_{SET} , must be known.

- 1. Determine I_{LIMIT}, usually chose I_{LIMIT}= I_{LOAD(MAX)} / (1 10%).
- 2. Determine R_{SNS} to achieve 50 mV at current limit. For 3-A load current, choose I_{LIMIT} = 3.3A. R_{SNS} = (0.05 V / 3.3 A) = 15 m Ω .
- 3. Choose $R_{SET} = 300 \Omega$
- 4. According to $\Delta \vec{x}$ 7, R_{LIMIT} = 300 / (0.5 x (3.3 X 0.015 + 0.0007)) = 11.95 kΩ.
- 5. Choose standard 11.8 k Ω .

10.3.10.3 External MOSFET Gate Drivers

The TPS2584x-Q1 has integrated NFET gate drivers, and can support current limit with external NFET. Refer to ₹ 43.

The LS_GD pin of TPS2584x-Q1 can source 3 uA (typical) current to enhance the external MOSFET. A 6.2-V clamp between LS_GD and CSN/OUT pin limits the gate-to-source voltage. During DCDC start up, the LS_GD gate drivers begin to source current after $V_{CSN/OUT}$ reach 3V. If the $V_{CSN/OUT} > 7.5$ V or $V_{BUS} > 7$ V under overvoltage condition, the LS_GD will turn off immediately with 35 uA (typical) sink current.

If load current above NFET current limit threshold, LS_GD will also turn off the NFET after 2 ms (typical) and enter hiccup mode to protect NFET from thermal issue. Refer to 🛭 73 for application waveform.

In real application, if V_{BUS} short to V_{BAT} function is needed, 20 V back-to-back NFET is suggested in circuit design.

10.3.10.4 Cycle-by-Cycle Buck Current Limit

The buck regulator cycle-by-cycle current limit on both the peak and valley of the inductor current. Hiccup mode will be activated if a fault condition persists to prevent over-heating.

High-side MOSFET overcurrent protection is implemented by the nature of the Peak Current Mode control. The HS switch current is sensed when the HS is turned on after a set blanking time. The HS switch current is compared to the output of the Error Amplifier (EA) minus slope compensation every switching cycle. Refer to the *Functional Block Diagram* for more details. The peak current of HS switch is limited by a clamped maximum peak current threshold I_{HS_LIMIT} which is constant. So the peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty cycle range.

The current going through LS MOSFET is also sensed and monitored. When the LS switch turns on, the inductor current begins to ramp down. The LS switch will not be turned OFF at the end of a switching cycle if its current is above the LS current limit I_{LS_LIMIT} . The LS switch will be kept ON so that inductor current keeps ramping down, until the inductor current ramps below the LS current limit I_{LS_LIMIT} . Then the LS switch will be turned OFF and the HS switch will be turned on after a dead time. This is somewhat different than the more typical peak current limit, and results in $\Delta \vec{x}$ 8 for the maximum load current.

$$I_{OUT_MAX} = 0.5 \times (I_{LS_LIMIT} + I_{HS_LIMIT})$$
(8)

If $V_{CSN/OUT} < 2$ -V typical due to a short circuit for 128 consecutive cycles, hiccup current protection mode will be activated. In hiccup mode, the regulator will be shut down and kept off for 118 ms typically, then TPS2583x-Q1 go through a normal re-start with soft start again. If the short-circuit condition remains, hiccup will repeat until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions, prevents over-heating and potential damage to the device and serves as a backup to the programmable current limit see *Current Limit Setting using* R_{ILIMIT} . Once the output short is removed, the hiccup delay is passed, the output voltage recovers normally as shown in \boxtimes 70.

10.3.11 Overvoltage, IEC and Short to Battery Protection

The TPS25840-Q1 integrates OVP and short to battery protection on VBUS, DM_IN and DP_IN pins. These pins can withstand voltage up to 18 V, and can protect upstream processor or Hub data line when overvoltage or short to battery condition occurs. Refer to ₹ 28 for the short to battery test setup.

The TPS2584x-Q1 also integrates IEC ESD cell on DP IN and DM IN pins.



10.3.11.1 V_{BUS} and V_{CSN/OUT} Overvoltage Protection

The TPS25840-Q1 integrates overvoltage protection on both BUS and CSN/OUT pin, to meet different application requirement.

BUS pin can withstand up to 18 V, and the OVP threshold is 7-V typical. Once overvoltage is detected on BUS pin, the LS_GD will turn off immediately, also FAULT asserts after 8-ms deglitch time. Once the excessive voltage is removed, the LS_GD will turn on again and FAULT deasserts.

CSN/OUT pin can withstand up to 20 V, and the OVP threshold is 7.5-V typical. Once overvoltage is detected on CSN/OUT pin, the buck converter will stop regulation, also LS_GD will turn off immediately. Once the excessive voltage is removed, the buck converter will resume and the LS_GD will turn on again.




图 45. Current Limit with External MOSFET

图 46. Buck Average Current Limit

As shown in \boxtimes 45, TPS25840-Q1 is configured in external FET current limit mode. When short to battery occurs on BUS_Connector, the external MOSFET will be turn off immediately after BUS pin detect over voltage. The FAULT signal will assert after 8-ms deglitch time, see \boxtimes 77. With Back-to-back FET, the TPS2583x-Q1 can withstand short to battery event even when Vin is off. A 10- Ω 0805 resistor is recommended between BUS pin and BUS Connector.

As shown in \boxtimes 46, TPS25840-Q1 is configured in buck average current limit mode. When short to battery occurs on BUS_Connector, the buck regulator will stop switching after CSN/OUT pin detect overvoltage. The FAULT signal will also assert after 8-ms deglitch time. A 100- Ω 0805 resistor is recommended between BUS pin and BUS_Connector in buck average current limit mode.

10.3.11.2 DP_IN and DM_IN Protection

DP_IN and DM_IN protection consists of IEC ESD and overvoltage protection.

The DP_IN and DM_IN pins integrate an IEC ESD cell to provide ESD protection up to ± 15 kV air discharge and ± 8 kV contact discharge per IEC 61000-4-2 (See the *ESD Ratings* section for test conditions). The IEC ESD performance of the TPS2584x-Q1 device depends on the capacitance connected from BUS pin to GND. A 0.22 μ F capacitor placed close to the BUS pin is recommended.


The ESD stress seen at DP_IN and DM_IN is impacted by many external factors like the parasitic resistance and inductance between ESD test points and the DP_IN and DM_IN pins. For air discharge, the temperature and humidity of the environment can cause some difference, so the IEC performance should always be verified in the end-application circuit.

Overvoltage protection (OVP) is provided for short-to-V_{BUS} or short-to-battery conditions in the vehicle harness, preventing damage to the upstream USB transceiver or hub. When the voltage on DP_IN or DM_IN exceeds 3.9 V (typical), the TPS25840-Q1 device immediately turn off DP/DM switch, and responds to block the high-voltage reverse connection to DP OUT and DM OUT. FAULT signal will assert after 8-ms deglitch time, see 图 79.

For DP_IN and DM_IN, when OVP is triggered, the device turns on an internal discharge path with 416-k Ω resistance to ground. On removal of the overvoltage condition, the pin automatically turns off this discharge path and returns to normal operation by turning on the previously affected analog switch.



10.3.12 Cable Compensation



 $R(wire) = R(pcb1_VBUS) + R(conn1_VBUS) + R(cable_VBUS) + R(conn2_VBUS) + R(pcb2_VBUS) + R(USBconn_VBUS) + R(USBconn_GND) + R(pcb2_GND) + R(conn2_GND) + R(cable_GND) + R(conn1_GND) + R(pcb1_GND) +$

图 47. Automotive USB Resistances




图 48. Voltage Drop

The TPS2584x-Q1 detects the load current and increases the voltage at the CSN/OUT pin to compensate the IR drop in the charging path according to the gain set by the R_{SNS} , R_{SET} , and R_{IMON} resistors as described in R_{SNS} , R_{SET} , R_{ILIMIT} and R_{IMON} .

The amount of cable droop compensation required can be estimated by the following equation ΔV_{OUT} = (R_{SNS} + R_{DSON_NFET} + R_{WIRE}) * I_{BUS}. R_{IMON} is then chosen by R_{IMON} = (ΔV_{OUT} * R_{SET} * 2) / (I_{BUS} * R_{SNS}), Where ΔV_{OUT} is the desired cable droop compensation voltage at full load.

In most cases, the recommended voltage across R_{SNS} should be 50 mV, see the R_{SNS} , R_{SET} , R_{ILIMIT} and R_{IMON} section. In type-C application, typical R_{IMON} resistors value are listed in $\frac{1}{8}$ 3 given the condition full load current = 3 A, R_{SNS} = 15 mΩ and R_{SET} = 300 Ω.



表 3. Setting the Cable Compensation Voltage with R_{IMON}

Cable Compensation Voltage at 3-A Full Load (V)	R _{IMON} (kΩ)
0.3	4.02
0.6	8.06
0.9	12.1
1.2	16.2
1.5	20

注

The maximum cable compensation voltage in TPS2584x-Q1 is 1.5 V.

10.3.12.1 Cable Compensation Design Example

To start the procedure, the R_{SNS} , R_{DSON_NFET} and wire resistance R_{WIRE} , must be known.

- 1. Determine R_{SNS} to achieve 50 mV at full current. For 3.3 A (3-A load current plus at approximately 10% for overcurrent threshold). $R_{SNS} = (0.05 \text{ V} / 3.3 \text{ A}) = 15 \text{ m}\Omega$.
- 2. $R_{DSON\ NFET} = 50\ m\Omega$
- 3. $R_{WIRE} = 200 \text{ m}\Omega$
- 4. $\Delta V_{OUT} = (R_{SNS} + R_{DSON NFET} + R_{WIRE}) \times I_{BUS} = (0.015 + 0.05 + 0.2) \times 3 = 0.795 \text{ V}$
- 5. Choose $R_{SET} = 300 \Omega$
- 6. $R_{IMON} = (\Delta V_{OUT} * R_{SET} \times 2) / (I_{BUS} \times R_{SNS}) = (0.795 \times 300 \times 2) / (3 \times 0.015) = 10.6 \text{ k}\Omega$

10.3.13 USB Port Control

The TPS25840-Q1 and TPS25842-Q1 include DP_IN, DM_IN pins for automatic or host facilitated USB port power management of a Type-A downstream facing connector. See *Device Functional Modes* for details on configuring the TPS2584x-Q1.

10.3.14 FAULT Response

The device features an active-low, open-drain fault output. Connect a 100-k Ω pullup resistor from FAULT to VCC or other suitable I/O voltage. FAULT can be left open or tied to GND when not used.

表 4 summarizes the conditions that generate a fault and actions taken by the device.

表 4. Fault and Warning Conditions

EVENT	CONDITION	ACTION
		The device regulates current at I _{SNS} either by external NFET or by the buck regulator control loop.
	NFET or Buck average current limit	When current limiting by external NFET, there is NO fault indicator assertion under minor overload conditions.
Overcurrent on OUT	implemented, see <i>Current Limit Setting using R</i> _{ILIMIT} .	When current limiting by buck average current, there is NO fault indicator assertion under minor overload conditions.
	I _{CSN/OUT} > programmed I _{SNS} .	Hard shorts during average buck <u>current</u> limiting may trigger buck hiccup operation. The $\overline{\text{FAULT}}$ indicator asserts immediately after N _{OC} cycles in and persists for T _{OC} as specified in <u>Cycle-by-Cycle Buck Current Limit</u> .
Overvoltage on BUS	V _{BUS} > V _{BUS_OV}	The device turns on the BUS discharge path in the event of an overvoltage conditions, and turn off the LS_GD immediately. The FAULT indicator asserts and de-asserts with a 8-ms deglitch.
Overvoltage on the data lines	DP_IN or DM_IN > V _{Dx_IN_OV}	The device immediately shuts off the USB data switches. The FAULT indicator asserts and de-asserts with a 8-ms deglitch.



10.3.15 USB Specification Overview

Universal Serial Bus specifications provide critical physical and electrical requirements to electronics manufacturers of USB capable equipment. Adherence to these specifications during product development coupled with standardized compliance testing assures very high degrees of interoperability amongst USB products in the market. Since its inception in the mid 1990s, USB has undergone a number of revisions to enhance utility and extend functionality. For the most up to date standards, please consult the USB Implementers Forum (USB-IF).

All USB ports are capable of providing a 5-V output making them a convenient power source for operating and charging portable devices. USB specification documents outline specific power requirements to ensure interoperability. In general, a USB 2.0 port host port is required to provide up to 500 mA; a USB 3.0 or USB 3.1 port is required to provide up to 900 mA; ports adhering to the USB Battery Charging 1.2 Specification provide up to 1500 mA; and newer Type-C ports can provide up to 3000 mA. Though USB standards governing power requirements exist, some manufacturers of popular portable devices created their own proprietary mechanisms to extend allowed available current beyond the 1500 mA maximum per BC 1.2. While not officially part of the standards maintained by the USB-IF, these proprietary mechanisms are recognized and implemented by manufacturers of USB charging ports.

The TPS2584x-Q1 device supports the most-common USB-charging schemes BC1.2 in popular hand-held media and cellular devices.

The BC1.2 specification includes three different port types:

- Standard downstream port (SDP, supported)
- Charging downstream port (CDP, supported)
- Dedicated charging port (DCP, NOT supported)

BC1.2 defines a charging port as a downstream-facing USB port that provides power for charging portable equipment. Under this definition, CDP and DCP are defined as charging ports.

表 5 lists the difference between these port types.

表 5. Operating Modes Table

PORT TYPE	SUPPORTS USB2.0 COMMUNICATION	MAXIMUM ALLOWABLE CURRENT DRAWN BY PORTABLE EQUIPMENT (A)
SDP (USB 2.0)	YES	0.5
SDP (USB 3.0 and 3.1)	YES	0.9
CDP	YES	1.5
DCP	NO	1.5

10.3.16 Device Power Pins (IN, CSN/OUT, and PGND)

The IN pins are the input power path to the TPS2584x-Q1 devices. The internal LDO and buck regulator high side switch are supplied from the IN pins. The CSN/OUT pin connects to the negative terminal of the current sense amplifier and the internal voltage feedback network. This pin must be connected to the output LC filter for proper operation. PGND is the power ground return. For optimum performance, ensure the IN pin is properly bypassed to PGND with adequate bulk and high-frequency bypass capacitance located as close to these pins as possible.

10.3.17 Thermal Shutdown

The device has an internal overtemperature shutdown threshold, T_{SD} to protect the device from damage and overall safety of the system. When device temperature exceeds T_{SD} , the LD_GD pin is pulled low, and the buck regulator stops switching. The device attempts to power-up when die temperature decreases by approximately 20° C.



10.4 Device Functional Modes

10.4.1 Shutdown Mode

The EN pin provides electrical ON and OFF control for the TPS2584x-Q1. When V_{EN} is below 1.2 V (typical), the device is in shutdown mode. The TPS2584x-Q1 also employs VIN and VCC undervoltage lock out protection. If V_{IN} or V_{CC} voltage is below their respective UVLO level, the regulator will be turned off.

10.4.2 Active Mode

The TPS2584x-Q1 is in Active Mode when V_{EN} is above the precision enable threshold, V_{IN} and V_{CC} are above their respective UVLO levels. The simplest way to enable the TPS2584x-Q1 is to connect the EN pin to VIN pin. This allows self startup when the input voltage is in the operating range: 3.8 V to 36 V and a UFP detection is made. Refer to VCC, VCC_UVLO and Enable/UVLO for details on setting these operating levels.

In Active Mode, the TPS2584x-Q1 buck regulator operates with forced pulse width modulation (FPWM), also referred to as forced continuous conduction mode (FCCM). This ensures the buck regulator switching frequency remains constant under all load conditions. FPWM operation provides low output voltage ripple, tight output voltage regulation, and constant switching frequency. Built-in spread-spectrum modulation aids in distributing spectral energy across a narrow band around the switching frequency programmed by the RT/SYNC pin. Under light load conditions the inductor current is allowed to go negative. A negative current limit of $I_{L,NEG}$ is imposed to prevent damage to the regulator's low side FET. During operation the TPS2584x-Q1 will synchronize to any valid clock signal on the RT/SYNC input.

10.4.3 Device Truth Table (TT)

The device truth table (表 6) lists all valid combinations for the two control pins (CTRL1 and CTRL2). The TPS2584x-Q1 devices monitor the CTRL inputs and transitions to whichever charging mode it is commanded.

DEVICE(S)	CTRL1	CTRL2	CURRENT LIMIT SETTING	USB MODES	BUCK REGULATOR	LS_GD
	0	0	Buck Hiccup Only	Client Mode ⁽¹⁾	ON	OFF
TPS2584x-Q1	0	1	Buck Hiccup Only	Client Mode ⁽¹⁾	ON	OFF
	1	0	See Current Limit	SDP Mode	ON	
	1	1	Setting using R _{ILIMIT}	CDP Mode	ON	

表 6. Truth Table

10.4.4 USB Port Operating Modes

10.4.4.1 Standard Downstream Port (SDP) Mode — USB 2.0, USB 3.0, and USB 3.1

An SDP is a traditional USB port that follows USB 2.0, USB 3.0 or USB 3.1 protocol. A USB 2.0 SDP supplies a minimum of 500 mA per port and supports USB 2.0 communications. A USB 3.x SDP supplies a minimum of 900 mA per port and supports USB 3.0 or USB 3.1 communications. For both types, the host controller must be active to allow charging.

10.4.4.2 Charging Downstream Port (CDP) Mode

A CDP is a USB port that follows USB BC1.2 and supplies a minimum of 1.5 A per port. A CDP provides power and meets the USB 2.0 requirements for device enumeration. USB-2.0 communication is supported, and the host controller must be active to allow charging. The difference between CDP and SDP is the host-charge handshaking logic that identifies this port as a CDP. A CDP is identifiable by a compliant BC1.2 client device and allows for additional current draw by the client device.

The CDP handshaking process occurs in two steps. During step one, the portable equipment outputs a nominal 0.6-V output on the D+ line and reads the voltage input on the D- line. The portable device detects the connection to an SDP if the voltage is less than the nominal data-detect voltage of 0.3 V. The portable device detects the connection to a CDP if the D- voltage is greater than the nominal data detect voltage of 0.3 V and optionally less than 0.8 V.

⁽¹⁾ TPS2584x-Q1: USB data switches ON during client mode.



The second step is necessary for portable equipment to determine whether the equipment is connected to a CDP or a DCP. The portable device outputs a nominal 0.6-V output on the D– line and reads the voltage input on the D+ line. The portable device concludes the equipment is connected to a CDP if the data line being read remains less than the nominal data detects voltage of 0.3 V. The portable device concludes it is connected to a DCP if the data line being read is greater than the nominal data detect voltage of 0.3 V.

10.4.4.3 Client Mode

The TPS2584x-Q1 device integrates client mode as shown in 8 49. The external MOSFET power switch is OFF and only the data analog switch is ON. This mode can be used by automotive USB system manufacturers and OEMs for factory-only software programming via the USB port.




图 49. Client-Mode Equivalent Circuit

10.4.5 High-Bandwidth Data-Line Switches

The TPS2584x-Q1 device passes the D+ and D- data lines through the device to enable monitoring and handshaking while supporting the charging operation. A wide-bandwidth signal switch allows data to pass through the device without corrupting signal integrity. The data-line switches are turned on in any of the CDP, SDP, or client operating modes. The EN input must be at logic high for the data line switches to be enabled.

注

- While in CDP mode, the data switches are ON, even during CDP handshaking.
- · The data line switches are OFF if EN/UVLO is low.
- The data line switches are OFF during External FET Current limit conditions.
- The data switches are only for a USB-2.0 differential pair. In the case of a USB-3.0 host, the super-speed differential pairs must be routed directly to the USB connector without passing through the TPS2584x device.



11 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

11.1 Application Information

The TPS2584x-Q1 is a step down DC-to-DC regulator and USB charge port controller. It is typically used in automotive systems to convert a DC voltage from the vehicle battery to 5-V DC with a maximum output current of 3 A. The following design procedure can be used to select components for the TPS2584x-Q1.

11.2 Typical Application

The TPS2584x-Q1 only requires a few external components to convert from a wide voltage range supply to a 5-V output for powering USB devices. ₹ 50 shows a basic schematic.



д от Арриоанон опоан

The integrated buck regulator of TPS2584x-Q1 is internally compensated and optimized for a reasonable selection of external inductance and capacitance. The external components have to fulfill the needs of the application, but also the stability criteria of the device's control loop. 表 8 can be used to simplify the output filter component selection.

11.2.1 Design Requirements

To begin the design process, a few parameters must be known:

- Cable compensation: Total resistance including cable resistance, contact resistance of connectors, TPS2584x-Q1 current sense resistor and external NFET r_{DS(on)} (if used). Refer to ₹ 47 for examples of resistance in an automotive application.
- The maximum continuous output current for the charging port. The minimum current-limit setting of TPS2584x-Q1 device must be higher than this current.



Typical Application (接下页)

For this example, use the parameters listed in $\frac{1}{5}$ 7 as the input parameters.

表 7. Design Example Parameters

PARAMETER	VALUE
Input Voltage, V _{IN}	13.5-V typical, range from 6 V to 18 V
Output Voltage, V _{OUT}	5.1 V
Maximum Output Current I _{OUT(MAX)}	3.0 A
Transient Response 0.3 A to 3 A	5%
Output Voltage Ripple	50 mV
Input Voltage Ripple	400 mV
Switching Frequency f _{SW}	400 kHz
Cable Resistance for Cable Compensation	300 m $Ω$
Current Limit by Buck Average	3.3 A

表 8. L, and C_{OUT} Typical Values

f _{SW}	V _{OUT} without Cable Compensation	C _{IN} + C _{HF}	L	Current Limit	C _{CSP}	C _{CSN/OUT}	C _{BUS}
400 kHz	5.10 V	1 x 10 µF + 1 x 100 nF	10 µH	Buck Avg	5 x 22 μF	100 nF	1 to 4.7 μF
400 kHz	5.10 V	1 x 10 µF + 1 x 100 nF	10 µH	Ext. NFET	5 x 22 μF	100 nF	1 to 4.7 μF
2100 kHz	5.10 V	1 x 10 μF + 1 x 100 nF	2.2 µH	Buck Avg	2 x 22 μF	100 nF	1 to 4.7 μF

- 1. Inductance value is calculated based on $V_{IN} = 18 \text{ V}$.
- 2. All the C_{OUT} values are after derating.

11.2.2 Detailed Design Procedure

11.2.2.1 Output Voltage

The output voltage of TPS2584x-Q1 is internally fixed at 5.10 V. Cable compensation can be used to increase the voltage on the CSN/OUT pin linearly with increasing load current. Refer to *Cable Compensation* for more details on output voltage variation versus load current. If cable compensation is not desired, use a $0-\Omega$ R_{IMON} resistor.

11.2.2.2 Switching Frequency

The recommended switching frequency of the TPS2584x-Q1 is in the range of 300-400 kHz for best efficiency. Choose R_{RT} = 49.9 k Ω for 400 kHz operation. To choose a different switching frequency, refer to $\frac{1}{8}$ 1.

11.2.2.3 Inductor Selection

The most critical parameters for the inductor are the inductance, saturation current and the rated current. The inductance is based on the desired peak-to-peak ripple current Δi_L . Since the ripple current increases with the input voltage, the maximum input voltage is always used to calculate the minimum inductance L_{MIN} . Use $\Delta \pm 10$ to calculate the minimum value of the output inductor. K_{IND} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current of the device. A reasonable value of K_{IND} should be 20% to 40%. During an instantaneous short or over current operation event, the RMS and peak inductor current can be high. The inductor current rating should be higher than the current limit of the device.

$$\Delta i_{L} = \frac{V_{OUT} \times \left(V_{IN_MAX} - V_{OUT}\right)}{V_{IN_MAX} \times L \times f_{SW}}$$
(9)

$$L_{MIN} = \frac{V_{IN_MAX} - V_{OUT}}{I_{OUT} \times K_{IND}} \times \frac{V_{OUT}}{V_{IN_MAX} \times f_{SW}}$$
(10)



In general, it is preferable to choose lower inductance in switching power supplies, because it usually corresponds to faster transient response, smaller DCR, and reduced size for more compact designs. But too low of an inductance can generate too large of an inductor current ripple such that over current protection at the full load could be falsely triggered. It also generates more conduction loss and inductor core loss. Larger inductor current ripple also implies larger output voltage ripple with same output capacitors. With peak current mode control, it is not recommended to have too small of an inductor current ripple. A larger peak current ripple improves the comparator signal to noise ratio.

For this design example, choose K_{IND} = 0.3, the minimum inductor value is calculated to be 8.7 μ H. Choose the nearest standard 10 μ H ferrite inductor with a capability of 4 A RMS current and 6-A saturation current.

11.2.2.4 Output Capacitor Selection

The value of the output capacitor, and its ESR, determine the output voltage ripple and load transient performance. The output capacitor bank is usually limited by the load transient requirements, rather than the output voltage ripple. 公式 11 can be used to estimate a lower bound on the total output capacitance, and an upper bound on the ESR, required to meet a specified load transient.

$$C_{OUT} \geq \frac{\Delta I_{OUT}}{f_{SW} \cdot \Delta V_{OUT} \cdot K} \cdot \left[\left(1 - D \right) \cdot \left(1 + K \right) + \frac{K^2}{12} \cdot \left(2 - D \right) \right]$$

$$\mathsf{ESR} \leq \frac{\left(2 + \mathsf{K}\right) \cdot \Delta \mathsf{V}_{\mathsf{OUT}}}{2 \cdot \Delta \mathsf{I}_{\mathsf{OUT}} \left[1 + \mathsf{K} + \frac{\mathsf{K}^2}{12} \cdot \left(1 + \frac{1}{(1 - \mathsf{D})}\right)\right]}$$

$$D = \frac{V_{OUT}}{V_{IN}}$$

where

- ΔV_{OUT} = output voltage transient
- ΔI_{OUT} = output current transient
- K = Ripple factor from Inductor Selection (11)

Once the output capacitor and ESR have been calculated, 公式 12 can be used to check the peak-to-peak output voltage ripple; V_r.

$$V_r \cong \Delta I_L \cdot \sqrt{\text{ESR}^2 + \frac{1}{\left(8 \cdot f_{SW} \cdot C_{OUT}\right)^2}}$$
 (12)

The output capacitor and ESR can then be adjusted to meet both the load transient and output ripple requirements.

For this example we require a ΔV_{OUT} of ≤ 250 mV for an output current step of ΔI_{OUT} = 2.7 A. $\Delta \vec{x}$ 11 gives a minimum value of 86 μF and a maximum ESR of 0.08 Ω . Assuming a 20% tolerance and a 10% bias de-rating, we arrive at a minimum capacitance of 110 μF. This can be achieved with a bank of 5 x 22-μF, 10-V, ceramic capacitors in the 1210 case size. More output capacitance can be used to improve the load transient response. Ceramic capacitors can easily meet the minimum ESR requirements. In some cases an aluminum electrolytic capacitor can be placed in parallel with the ceramics to help build up the required value of capacitance.

In practice the output capacitor has the most influence on the transient response and loop phase margin. Load transient testing and Bode plots are the best way to validate any given design and should always be completed before the application goes into production. In addition to the required output capacitance, a small ceramic placed on the output can help to reduce high frequency noise. Small case size ceramic capacitors in the range of 1 nF to 100 nF can be very helpful in reducing voltage spikes on the output caused by inductor and board parasitics.



The maximum value of total output capacitance should be limited to about 10 times the design value, or 1000 μ F, whichever is smaller. Large values of output capacitance can adversely affect the start-up behavior of the regulator as well as the loop stability. If values larger than noted here must be used, then a careful study of start-up at full load and loop stability must be performed.

11.2.2.5 Input Capacitor Selection

The TPS2584x-Q1 device requires high frequency input decoupling capacitor(s) and a bulk input capacitor, depending on the application. A high-quality ceramic capacitor type X5R or X7R with sufficient voltage ratings are recommended. To compensate the derating of ceramic capacitors, a voltage rating of twice the maximum input voltage is recommended. The bulk capacitance selection depends upon a number of factors: long leads from the automotive battery to the IN pin of TPS2584x-Q1, cold or warm engine crank requirements and so forth. The bulk capacitor is used to dampen voltage spike due to the lead inductance of the cable or the trace. For this design, one 10 μ F, 50 V, X7R ceramic capacitors are used. A 0.1 μ F for high-frequency filtering and place it as close as possible to the device pins. Consider adding additional bulk capacitance for operation through low V_{IN} warm-crank profiles is required by the vehicle OEM.

11.2.2.6 Bootstrap Capacitor Selection

Every TPS2584x-Q1 design requires a bootstrap capacitor (C_{BOOT}). The recommended capacitor is 0.1 μ F and rated 10 V or higher. The bootstrap capacitor is located between the SW pin and the BOOT pin. The bootstrap capacitor must be a high-quality ceramic type with an X7R or X5R grade dielectric for temperature stability.

11.2.2.7 VCC Capacitor Selection

The VCC pin is the output of an internal LDO for TPS2584x. The LDO supplies gate charge to the LS buck switch and is the supply to the digital state-machine and analog USB circuitry. To insure stability of the device, place a minimum of 2.2 μ F, 10 V, X7R capacitor from this pin to ground. In addition a 0.1 μ F high frequency decoupling capacitor is highly recommended.

11.2.2.8 Enable and Under Voltage Lockout Set-Point

The system enable and undervoltage lockout (UVLO) is adjusted using the external voltage divider network of R_{ENT} and R_{ENB} . The EN/UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. The following equations can be used to determine the $V_{IN(ON)}$ and $V_{IN(OFF)}$ levels.

$$R_{ENT} = \left(\frac{V_{IN(ON)}}{V_{EN/UVLO_H}} - 1\right) \times R_{ENB} \tag{13}$$

$$V_{IN(OFF)} = V_{IN(ON)} \times \left(1 - \frac{V_{EN/UVLO_HYS}}{V_{EN/UVLO_H}}\right)$$
(14)

 $V_{IN(ON)} = 6 \text{ V (user choice)}$

 $R_{ENB} = 5 \text{ k}\Omega \text{ (user choice)}$

 $R_{ENT} = [(V_{IN(ON)} / (V_{EN/UVLO H}) - 1] \times R_{ENB}$

 R_{ENB} = [(6 V / 1.2 V) - 1] x 5 k Ω = 20 k Ω . Choose standard 20 k Ω .

Therefore $V_{IN(OFF)} = 6 \text{ V} \times [1 - (0.09 \text{ V} / 1.2 \text{ V})] = 5.55 \text{ V}$

11.2.2.9 Current Limit Set-Point

The TPS2584x-Q1 provides an accurate current limit to protect the USB port from overload based upon the values of R_{SNS} , R_{SET} and R_{ILIMIT} . The design process is the same regardless of whether buck average current limiting or external NFET current limiting is chosen. The only difference is the current limit threshold voltage on the ILIMIT pin.

• R_{SNS} is the current sense resistor. The recommended voltage across R_{SNS} under current limit should be approximately 50 mV as a compromise between accuracy and power dissipation. For example, if current limiting is desired for $I_{OUT(MAX)} \ge 3.3$ A, then $R_{SNS} = 0.05$ V / 3.3 A = 0.01515 Ω . Choose a standard value of



15 m Ω .

- R_{SET} determines the input current to the transconductance amplifier and current mirror. The amplifier balances the voltage to be equal to that across R_{SNS}. Choose a R_{SET} value to produce an I_{SET} current between 75 180 μA at the desired I_{OUT(MAX)}. Considering 50 mV across R_{SET}, a value of 300 Ω will provide approximately 166 μA of I_{SET} current to the amplifier and mirror circuit. Care should be taken to limit the I_{SET} current below 200 μA to avoid saturating the internal amplifier circuit.
- Buck average current limiting occurs when $V_{ILIMIT} = 1 \text{ V. } R_{ILIMIT}$ is calculated as 1 V x 300 Ω / [0.5 x (3.3 A x 15 m Ω + 0.7 mV)] = 11.95 k Ω . A standard 11.8 k Ω value is chosen.

11.2.2.10 Cable Compensation Set-Point

From $\frac{1}{8}$ 7 the total cable resistance to be accounted for is 300 m Ω .


- 1. From Current Limit Set-Point R_{SNS} and R_{SET} have been determined as 15 m Ω and 300 Ω , respectively.
- 2. $R_{WIRF} = 300 \text{ m}\Omega$
- 3. $\Delta V_{OUT} = (R_{SNS} + R_{WIRE}) \times I_{BUS} = (0.015 + 0.3) \times 3 = 1.0395 \text{ V}$
- 4. R_{IMON} = ($\Delta V_{OUT} \times R_{SET} \times 2$) / ($I_{BUS} \times R_{SNS}$) = (1.0395 × 300 × 2) / (3.3 × 0.015) = 12.6 k Ω . A standard value of 12.7 k Ω is selected.

11.2.2.11 FAULT Resistor Selection

The $\overline{\text{FAULT}}$ pins are open-drain output flags. They can be connected to the TPS2584x-Q1 VCC pin with 100 k Ω resistors, or connected to another suitable I/O voltage supply if actively monitored by a USB HUB or MCU. They can be left floating if unused.





11.2.3 Application Curves



www.ti.com.cn


_





www ti com cn







12 Power Supply Recommendations

The TPS2584x-Q1 is designed to operate from an input voltage supply range between 6 V and 36 V. This input supply should be able to withstand the maximum input current and maintain a stable voltage. The resistance of the input supply rail should be low enough that an input current transient does not cause a high enough drop at the TPS2584x-Q1 supply voltage that can cause a false UVLO fault triggering and system reset. If the input supply is located more than a few inches from the TPS2584x-Q1, additional bulk capacitance may be required in addition to the ceramic input capacitors. The amount of bulk capacitance is not critical, but a 47 μ F or 100 μ F electrolytic capacitor is a typical choice.

13 Layout

13.1 Layout Guidelines

Layout is a critical portion of good power supply design. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimized generation of unwanted EMI.

- 1. *Input capacitor:* The input bypass capacitor C_{IN} must be placed as close as possible to the IN and PGND pins. Grounding for both the input and output capacitors should consist of localized top side planes that connect to the PGND pin and PAD.
- 2. V_{CC} bypass capacitor: Place bypass capacitors for V_{CC} close to the VCC pin and ground the bypass capacitor to device ground.
- 3. Use a ground plane in one of the middle layers as noise shielding and heat dissipation path.
- 4. Connect the thermal pad to the ground plane. The QFN package has a thermal pad (PAD) connection that must be soldered down to the PCB ground plane. This pad acts as a heat-sink connection. The integrity of this solder connection has a direct bearing on the total effective R_{BJA} of the application.
- 5. Make V_{IN}, V_{OUT} and ground bus connections as wide as possible. This reduces any voltage drops on the input or output paths of the converter and maximizes efficiency.
- 6. Provide enough PCB area for proper heat sinking. As stated in the section, enough copper area must be used to ensure a low R_{θJA}, commensurate with the maximum load current and ambient temperature. Make the top and bottom PCB layers with two-ounce copper; and no less than one ounce. Use an array of heat-sinking vias to connect the thermal pad (PAD) to the ground plane on the bottom PCB layer. If the PCB design uses multiple copper layers (recommended), thermal vias can also be connected to the inner layer heat-spreading ground planes.
- 7. The SW pin connecting to the inductor should be as short as possible, and just wide enough to carry the load current without excessive heating. Short, thick traces or copper pours (shapes) should be used for high current conduction path to minimize parasitic resistance. The output capacitors should be placed close to the V_{OUT} end of the inductor and closely grounded to PGND pin and exposed PAD.
- 8. Sense and Set Resistors: The R_{SNS} and R_{SET} resistors connect to the current sense amplifier inputs at the CSP and CSN/OUT pins. For best current limit and cable compensation accuracy; short, parallel traces give the best performance. If it is not possible to place R_{SNS} and R_{SET} near the CSP and CSN/OUT pins, it is recommended that the traces from sense resistor be routed in parallel and of similar lengths. A small filter capacitor in parallel with R_{SNS} and a small filter capacitor from CSN/OUT to AGND help decouple noise.
- 9. R_{ILIMIT} and R_{IMON} resistors should be placed as close as possible to the ILIMIT and IMON pins and connected to AGND. If needed, these components can be placed on the bottom side of the PCB with signals routed through small vias.
- 10. Trace routing of DP_IN, DM_IN, DP_OUT, and DM_OUT: Route these traces as micro-strips with nominal differential impedance of 90 Ω . Minimize the use of vias in the high-speed data lines. Keep the reference GND plane devoid from cuts or splits above the differential pairs to prevent impedance discontinuities.
- 11. FAULT are open-drain outputs. They can be connected to the VCC pin via pull-up resistors. Suggested resistor value is 100 kΩ.



13.2 Layout Example




图 81. Layout Example



13.3 Ground Plane and Thermal Considerations

It is recommended to use one of the middle layers as a solid ground plane. Ground plane provides shielding for sensitive circuits and traces. It also provides a quiet reference potential for the control circuitry. The PGND pins should be connected to the ground plane using vias right next to the bypass capacitors. PGND pin is connected to the source of the internal LS switch. The PGND net contains noise at switching frequency and may bounce due to load variations. PGND trace, as well as VIN and SW traces, should be constrained to one side of the ground plane. The other side of the ground plane contains much less noise and should be used for sensitive routes. AGND and PGND should be connected under the QFN package PAD.

It is recommended to provide adequate device heat sinking by utilizing the PAD of the IC as the primary thermal path. Use a minimum 2 row, 2 column "+" array of 12 mil thermal vias to connect the PAD to the system ground plane heat sink. The vias should be evenly distributed under the PAD. Use as much copper as possible, for system ground plane, on the top and bottom layers for the best heat dissipation. Use a four-layer board with the copper thickness for the four layers, starting from the top of 2 oz, 1 oz, 2 oz. Four layer boards with enough copper thickness provide low current conduction impedance, proper shielding and lower thermal resistance.

The thermal characteristics of the TPS2584x-Q1 are specified using the parameter θ_{JA} , which characterize the junction temperature of silicon to the ambient temperature in a specific system. Although the value of θ_{JA} is dependent on many variables, it still can be used to approximate the operating junction temperature of the device. To obtain an estimate of the device junction temperature, one may use the following relationship:

$$T_{J} = P_{D} \times \theta_{JA} + T_{A} \tag{15}$$

where

T_{.I} = Junction temperature in °C

 $P_D = V_{IN} \times I_{IN} \times (1 - \text{Efficiency}) - 1.1 \times I_{OUT}^2 \times DCR \text{ in Watt}$

DCR = Inductor DC parasitic resistance in Ω

 θ_{JA} = Junction to ambient thermal resistance of the device in °C/W

T_A = Ambient temperature in °C

θ_{JA} is highly related to PCB size and layout, as well as environmental factors such as heat sinking and air flow.



14 器件和文档支持

14.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

表 9. 相关链接

器件	产品文件夹	立即订购	技术文档	工具与软件	支持和社区
TPS25840-Q1	单击此处	单击此处	单击此处	单击此处	单击此处
TPS25842-Q1	单击此处	单击此处	单击此处	单击此处	单击此处

14.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

14.3 支持资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

14.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

14.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

15 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
TPS25840QWRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25840	Samples
TPS25840QWRHBTQ1	ACTIVE	VQFN	RHB	32	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25840	Samples
TPS25842QWRHBRQ1	ACTIVE	VQFN	RHB	32	3000	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25842	Samples
TPS25842QWRHBTQ1	ACTIVE	VQFN	RHB	32	250	RoHS & Green	SN	Level-2-260C-1 YEAR	-40 to 125	T25842	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

10-Dec-2020

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2021

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All differsions are norminal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25840QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25840QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25842QWRHBRQ1	VQFN	RHB	32	3000	330.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2
TPS25842QWRHBTQ1	VQFN	RHB	32	250	180.0	12.4	5.25	5.25	1.1	8.0	12.0	Q2

www.ti.com 7-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25840QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25840QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0
TPS25842QWRHBRQ1	VQFN	RHB	32	3000	367.0	367.0	38.0
TPS25842QWRHBTQ1	VQFN	RHB	32	250	213.0	191.0	35.0

5 x 5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4224745/A





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司