

# TPS22958x 具有可调节上升时间的 5.5V、4A/6A、14mΩ 负载开关

## 1 特性

- 集成 N 通道负载开关
- 输入电压范围: 0.6V 至 5.5V
- V<sub>BIAS</sub> 电压范围: 2.5V 至 5.5V
- R<sub>ON</sub> 电阻
  - V<sub>IN</sub> = 5V (V<sub>BIAS</sub> = 5V) 时, R<sub>ON</sub> = 14mΩ
  - V<sub>IN</sub> = 3.3V (V<sub>BIAS</sub> = 5V) 时, R<sub>ON</sub> = 13mΩ
  - V<sub>IN</sub> = 1.8V (V<sub>BIAS</sub> = 5V) 时, R<sub>ON</sub> = 13mΩ
- 4A 最大持续开关电流 (DGK 封装)
- 6A 最大持续开关电流 (DGN 封装)
- 低静态电流
  - V<sub>BIAS</sub> = 5V 时为 55μA
- 低控制输入阈值支持使用 1.2V/1.8V/2.5V/3.3V 逻辑电路
- 可调节上升时间<sup>(1)</sup>
- 快速输出放电 (QOD)<sup>(2)</sup>
- DGK 8 引脚封装:
  - 3.0mm x 4.9mm x 1.1mm, 0.65mm 间距
- 带有散热焊盘的 DGK 8 引脚封装:
  - 3.0mm x 4.9mm x 1.1mm, 0.65mm 间距
- 静电放电 (ESD) 性能经测试符合 JEDEC STD 标准。
  - 2kV 人体模型 (HBM) 和 1kV 器件充电模型 (CDM)
- 闩锁性能超出 100mA, 符合 JESD 78 II 类规范的要求
- 通用输入输出 (GPIO) 使能 - 高电平有效

(1) 有关 CT 值与上升时间的关系, 请参见 [Adjustable Rise Time](#) 部分

(2) TPS22958N 器件不具备该特性。

## 2 应用

- 电子销售点 (EPOS)
- 工厂自动化/控制
- 楼宇自动化
- 打印机
- 波峰焊制造

## 3 说明

TPS22958x 是一款具有可调节上升时间的小型单通道负载开关。此器件包含一个可在 0.6V 至 5.5V 输入电压范围内运行的 N 通道 MOSFET, 并且可支持最大 4A (DGK 封装) 或 6A (DGN 封装) 的持续电流。此开关可由一个打开/关闭输入控制, 此输入可与低压控制信号直接对接。


该器件的上升时间可从外部进行控制, 从而避免涌入电流。在 CT 引脚上连接一个电容即可更改上升时间: 电容值越大, 上升时间越长。TPS22958x 提供 DGK 和 DGN 两种节省空间的封装, 其中 DGN 封装带有支持高功率耗散的散热焊盘, 而 DGN 封装则不带有散热焊盘。器件在自然通风环境下的额定运行温度范围为 -40°C 至 105°C。

### 器件信息<sup>(1)</sup>

器件编号	封装 (引脚)	封装尺寸 (标称值)
TPS22958x	DGK (8)	3.00mm x 4.90mm
	DGN (8)	3.00mm x 4.90mm

(1) 要了解所有可用封装, 请见数据表末尾的可订购产品附录。

## 典型应用电路原理图



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

English Data Sheet: [SLVSCX7](#)

## 目 录

<b>1</b>	<b>特性</b>	<b>1</b>
<b>2</b>	<b>应用</b>	<b>1</b>
<b>3</b>	<b>说明</b>	<b>1</b>
<b>4</b>	<b>修订历史记录</b>	<b>2</b>
<b>5</b>	<b>Device Comparison Table</b>	<b>3</b>
<b>6</b>	<b>Pin Configuration and Functions</b>	<b>3</b>
<b>7</b>	<b>Specifications</b>	<b>4</b>
7.1	Absolute Maximum Ratings	4
7.2	ESD Ratings	4
7.3	Recommended Operating Conditions	4
7.4	Thermal Information	5
7.5	Electrical Characteristics ( $V_{BIAS} = 5$ V)	6
7.6	Electrical Characteristics ( $V_{BIAS} = 3.3$ V)	7
7.7	Electrical Characteristics ( $V_{BIAS} = 2.5$ V)	8
7.8	Switching Characteristics	9
7.9	Typical DC Characteristics	10
7.10	Typical AC Characteristics	13
<b>8</b>	<b>Parameter Measurement Information</b>	<b>16</b>
<b>9</b>	<b>Detailed Description</b>	<b>17</b>
9.1	Overview	17
9.2	Functional Block Diagram	17
9.3	Feature Description	17
9.4	Device Functional Modes	19
<b>10</b>	<b>Application and Implementation</b>	<b>20</b>
10.1	Application Information	20
10.2	Typical Application	21
<b>11</b>	<b>Power Supply Recommendations</b>	<b>24</b>
<b>12</b>	<b>Layout</b>	<b>24</b>
12.1	Layout Guidelines	24
12.2	Layout Example	25
<b>13</b>	<b>器件和文档支持</b>	<b>26</b>
13.1	相关链接	26
13.2	商标	26
13.3	静电放电警告	26
13.4	术语表	26
<b>14</b>	<b>机械封装和可订购信息</b>	<b>26</b>

---


**4 修订历史记录****Changes from Original (January 2014) to Revision A****Page**

- |               |   |
|---------------|---|
| • 完整版的最初发布版本。 | 1 |
|---------------|---|

## 5 Device Comparison Table

DEVICE	R <sub>ON</sub> AT VIN = VBIAS = 5V	RISE TIME	QUICK OUTPUT DISCHARGE	MAX OUTPUT CURRENT	ENABLE
TPS22958DGK	14 mΩ	Adjustable	Yes	4 A	Active High
TPS22958DGN		Adjustable	Yes	6 A	
TPS22958NDGK		Adjustable	No	4 A	
TPS22958NDGN		Adjustable	No	6 A	

## 6 Pin Configuration and Functions



### Pin Functions

PIN		I/O	DESCRIPTION
NO.	NAME		
1, 4	VIN	I	Switch input. Bypass this input with a ceramic capacitor to GND. These pins should be tied together as shown in Layout Information.
2	ON	I	Active-high switch control input. Do not leave floating.
3	VBIAS	I	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5 to 5.5 V. See <a href="#">VIN and VBIAS Voltage Range</a> .
5, 8	VOUT	O	Switch output
6	GND	—	Ground
7	CT	O	Switch slew rate control. Can be left floating.
—	Thermal Pad <sup>(1)</sup>	—	Thermal pad (exposed center pad) to alleviate thermal stress. Tie to GND. See <a href="#">Layout Guidelines</a> for layout guidelines.

(1) Only available for the DGN package

## 7 Specifications

### 7.1 Absolute Maximum Ratings

Over operating free-air temperature (unless otherwise noted)<sup>(1)</sup> <sup>(2)</sup>

		MIN	MAX	UNIT
$V_{IN}$	Input voltage	-0.3	6	V
$V_{BIAS}$	Bias voltage	-0.3	6	V
$V_{OUT}$	Output voltage	-0.3	6	V
$V_{ON}$	ON voltage	-0.3	6	V
$I_{MAX}$	Maximum continuous switch current, $T_A = 65^\circ\text{C}$ (DGK Package)		4	A
	Maximum continuous switch current, $T_A = 75^\circ\text{C}$ (DGN Package)		6	A
$I_{PLS}$	Maximum pulsed switch current, pulse <300 $\mu\text{s}$ , 2% duty cycle (DGK Package)		6	A
	Maximum pulsed switch current, pulse <300 $\mu\text{s}$ , 2% duty cycle (DGN Package)		8	A
$T_J$	Maximum junction temperature		125	$^\circ\text{C}$
$T_{stg}$	Storage temperature range	-65	150	$^\circ\text{C}$

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to network ground terminal.

### 7.2 ESD Ratings

		VALUE	UNIT
$V_{(ESD)}$	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	$\pm 2000$	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	$\pm 1000$	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500-V HBM is possible with the necessary precautions.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250-V CDM is possible with the necessary precautions.

### 7.3 Recommended Operating Conditions

		MIN	MAX	UNIT	
$V_{IN}$	Input voltage range	0.6	$V_{BIAS}$	V	
$V_{BIAS}$	Bias voltage range	2.5	5.5	V	
$V_{ON}$	ON voltage range	0	5.5	V	
$V_{OUT}$	Output voltage range		$V_{IN}$	V	
$V_{IH, ON}$	High-level input voltage, ON	$V_{BIAS} = 2.5$ to 5.5 V	1.2	5.5	V
$V_{IL, ON}$	Low-level input voltage, ON	$V_{BIAS} = 2.5$ to 5.5 V	0	0.5	V
$T_A$	Operating free-air temperature <sup>(1)</sup>	-40	105	$^\circ\text{C}$	
$C_{IN}$	Input capacitor	1 <sup>(2)</sup>		$\mu\text{F}$	

(1) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature [ $T_{A(max)}$ ] is dependent on the maximum operating junction temperature [ $T_{J(max)}$ ], the maximum power dissipation of the device in the application [ $P_{D(max)}$ ], and the junction-to-ambient thermal resistance of the part/package in the application ( $R_{\theta JA}$ ), as given by the following equation:  $T_{A(max)} = T_{J(max)} - (R_{\theta JA} \times P_{D(max)})$ .

(2) Refer to the *Application Information* section.

## 7.4 Thermal Information

	<b>THERMAL METRIC<sup>(1)</sup> (2)</b>	<b>TPS22958x</b>		<b>UNIT</b>
		<b>DGK (8 PINS)</b>	<b>DGN (8 PINS)</b>	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	185.7	67.0	°C/W
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	77.3	66.5	
R <sub>θJB</sub>	Junction-to-board thermal resistance	107.0	46.8	
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	15.2	5.0	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	105.4	46.6	
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	14.9	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

(2) For thermal estimates of this device based on PCB copper area, see the *TI PCB Thermal Calculator*.

## 7.5 Electrical Characteristics ( $V_{BIAS} = 5$ V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$  and  $V_{BIAS} = 5$  V. Typical values are for  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT	
<b>POWER SUPPLIES AND CURRENTS</b>							
$I_Q, V_{BIAS}$	$V_{BIAS}$ quiescent current	$I_{OUT} = 0, V_{IN} = V_{ON} = V_{BIAS} = 5$ V	-40°C to 85°C	54	60	$\mu\text{A}$	
			-40°C to 105°C	60			
$I_{SD}, V_{BIAS}$	$V_{BIAS}$ shutdown current	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 5$ V	-40°C to 85°C	0.5	1	$\mu\text{A}$	
			-40°C to 105°C	1			
$I_{SD, VIN}$	$V_{IN}$ shutdown current	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 5$ V	$V_{IN} = 5$ V	-40°C to 85°C	0.5	8	
				-40°C to 105°C	10		
			$V_{IN} = 3.3$ V	-40°C to 85°C	0.1	3	
				-40°C to 105°C	4		
			$V_{IN} = 1.8$ V	-40°C to 85°C	0.07	2	
				-40°C to 105°C	3		
			$V_{IN} = 1.2$ V	-40°C to 85°C	0.05	1	
				-40°C to 105°C	2		
			$V_{IN} = 0.6$ V	-40°C to 85°C	0.04	1	
				-40°C to 105°C	2		
$I_{ON}$	ON pin input leakage current	$V_{ON} = 5.5$ V, $V_{BIAS} = 5$ V	-40°C to 105°C	0.1		$\mu\text{A}$	
<b>RESISTANCE CHARACTERISTICS</b>							
$R_{ON}$	ON-state resistance	$I_{OUT} = -200$ mA, $V_{BIAS} = 5$ V	$V_{IN} = 5$ V	25°C	14	18	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	24		
			$V_{IN} = 3.3$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 2.5$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.8$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.5$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.2$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 0.6$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
$R_{PD}$	Output pulldown resistance	$V_{IN} = V_{BIAS} = 5$ V, $V_{ON} = 0$ V, $I_{OUT} = 10$ mA	-40°C to 105°C	135	160	$\Omega$	

## 7.6 Electrical Characteristics ( $V_{BIAS} = 3.3$ V)

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$  and  $V_{BIAS} = 3.3$  V. Typical values are for  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT	
<b>POWER SUPPLIES AND CURRENTS</b>							
$I_Q, V_{BIAS}$	$V_{BIAS}$ quiescent current	$I_{OUT} = 0, V_{IN} = V_{ON} = V_{BIAS} = 3.3$ V	-40°C to 85°C	23	27	$\mu\text{A}$	
			-40°C to 105°C	27			
$I_{SD}, V_{BIAS}$	$V_{BIAS}$ shutdown current	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 3.3$ V	-40°C to 85°C	0.3	0.7	$\mu\text{A}$	
			-40°C to 105°C	0.7			
$I_{SD, VIN}$	$V_{IN}$ shutdown current	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 3.3$ V	$V_{IN} = 3.3$ V	-40°C to 85°C	0.1	3	
				-40°C to 105°C	4		
			$V_{IN} = 1.8$ V	-40°C to 85°C	0.07	2	
				-40°C to 105°C	3		
			$V_{IN} = 1.2$ V	-40°C to 85°C	0.05	1	
				-40°C to 105°C	2		
			$V_{IN} = 0.6$ V	-40°C to 85°C	0.04	1	
				-40°C to 105°C	2		
$I_{ON}$	ON pin input leakage current	$V_{ON} = 5.5$ V, $V_{BIAS} = 3.3$ V	-40°C to 105°C	0.1		$\mu\text{A}$	
<b>RESISTANCE CHARACTERISTICS</b>							
$R_{ON}$	$ON$ -state resistance	$I_{OUT} = -200$ mA, $V_{BIAS} = 3.3$ V	$V_{IN} = 3.3$ V	25°C	14	18	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	24		
			$V_{IN} = 2.5$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.8$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.5$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 1.2$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
			$V_{IN} = 0.6$ V	25°C	13	17	$\text{m}\Omega$
				-40°C to 85°C	20		
				-40°C to 105°C	23		
$R_{PD}$	Output pulldown resistance	$V_{IN} = V_{BIAS} = 3.3$ V, $V_{ON} = 0$ V, $I_{OUT} = 10$ mA	-40°C to 105°C	135	160	$\Omega$	

## 7.7 Electrical Characteristics ( $V_{BIAS} = 2.5$ V)







Unless otherwise noted, the specification in the following table applies over the operating ambient temperature  $-40^\circ\text{C} \leq T_A \leq 105^\circ\text{C}$  and  $V_{BIAS} = 2.5$  V. Typical values are for  $T_A = 25^\circ\text{C}$  (unless otherwise noted).

PARAMETER	TEST CONDITIONS	$T_A$	MIN	TYP	MAX	UNIT	
<b>POWER SUPPLIES AND CURRENTS</b>							
$I_Q, V_{BIAS}$	$V_{BIAS}$ quiescent current	$I_{OUT} = 0, V_{IN} = V_{ON} = V_{BIAS} = 2.5$ V	-40°C to 85°C	14	17	$\mu\text{A}$	
			-40°C to 105°C		17		
$I_{SD}, V_{BIAS}$	$V_{BIAS}$ shutdown current	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 2.5$ V	-40°C to 85°C	0.2	0.5	$\mu\text{A}$	
			-40°C to 105°C		0.5		
$I_{SD, VIN}$	$V_{IN}$ shutdown current (per channel)	$V_{ON} = 0$ V, $V_{OUT} = 0$ V, $V_{BIAS} = 2.5$ V	$V_{IN} = 2.5$ V	-40°C to 85°C	0.1	3	
				-40°C to 105°C		4	
			$V_{IN} = 1.8$ V	-40°C to 85°C	0.07	2	
				-40°C to 105°C		3	
			$V_{IN} = 1.2$ V	-40°C to 85°C	0.05	1	
				-40°C to 105°C		2	
			$V_{IN} = 0.6$ V	-40°C to 85°C	0.04	1	
				-40°C to 105°C		2	
$I_{ON}$	ON pin input leakage current	$V_{ON} = 5.5$ V, $V_{BIAS} = 2.5$ V	-40°C to 105°C		0.1	$\mu\text{A}$	
<b>RESISTANCE CHARACTERISTICS</b>							
$R_{ON}$	ON-state resistance	$I_{OUT} = -200$ mA, $V_{BIAS} = 2.5$ V	$V_{IN} = 2.5$ V	25°C	15	19	$\text{m}\Omega$
				-40°C to 85°C		23	
				-40°C to 105°C		26	
			$V_{IN} = 1.8$ V	25°C	14	18	$\text{m}\Omega$
				-40°C to 85°C		22	
				-40°C to 105°C		25	
			$V_{IN} = 1.5$ V	25°C	14	18	$\text{m}\Omega$
				-40°C to 85°C		22	
				-40°C to 105°C		25	
			$V_{IN} = 1.2$ V	25°C	14	18	$\text{m}\Omega$
				-40°C to 85°C		22	
				-40°C to 105°C		25	
			$V_{IN} = 0.6$ V	25°C	13	18	$\text{m}\Omega$
				-40°C to 85°C		22	
				-40°C to 105°C		25	
$R_{PD}$	Output pulldown resistance	$V_{IN} = V_{BIAS} = 2.5$ V, $V_{ON} = 0$ V, $I_{OUT} = 10$ mA	-40°C to 105°C	135	160	$\Omega$	

## 7.8 Switching Characteristics

PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
<b><math>V_{IN} = V_{ON} = V_{BIAS} = 5 \text{ V}</math>, <math>T_A = 25^\circ\text{C}</math></b>					
$t_{ON}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	646	$\mu\text{s}$		
$t_{OFF}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	5			
$t_R$	$V_{OUT}$ rise time	769			
$t_F$	$V_{OUT}$ fall time	2			
$t_D$	ON delay time	280			
<b><math>V_{IN} = 0.6 \text{ V}</math>, <math>V_{ON} = V_{BIAS} = 5 \text{ V}</math>, <math>T_A = 25^\circ\text{C}</math></b>					
$t_{ON}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	303	$\mu\text{s}$		
$t_{OFF}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	91			
$t_R$	$V_{OUT}$ rise time	126			
$t_F$	$V_{OUT}$ fall time	7			
$t_D$	ON delay time	243			
<b><math>V_{IN} = 2.5 \text{ V}</math>, <math>V_{ON} = 5 \text{ V}</math>, <math>V_{BIAS} = 2.5 \text{ V}</math>, <math>T_A = 25^\circ\text{C}</math></b>					
$t_{ON}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	983	$\mu\text{s}$		
$t_{OFF}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	7			
$t_R$	$V_{OUT}$ rise time	987			
$t_F$	$V_{OUT}$ fall time	2			
$t_D$	ON delay time	518			
<b><math>V_{IN} = 0.6 \text{ V}</math>, <math>V_{ON} = 5 \text{ V}</math>, <math>V_{BIAS} = 2.5 \text{ V}</math>, <math>T_A = 25^\circ\text{C}</math></b>					
$t_{ON}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	611	$\mu\text{s}$		
$t_{OFF}$	$R_L = 10 \Omega$ , $C_L = 0.1 \mu\text{F}$ , $CT = 1000 \text{ pF}$	77			
$t_R$	$V_{OUT}$ rise time	305			
$t_F$	$V_{OUT}$ fall time	7			
$t_D$	ON delay time	468			

## 7.9 Typical DC Characteristics

Figure 1. Quiescent Current vs  $V_{BIAS}$ Figure 2. Quiescent Current vs  $V_{IN}$ Figure 3. Shutdown Current vs  $V_{BIAS}$ Figure 4.  $V_{IN}$  Shutdown Current vs  $V_{IN}$ Figure 5.  $R_{ON}$  vs TemperatureFigure 6.  $R_{ON}$  vs Temperature

## Typical DC Characteristics (continued)




Figure 7.  $R_{ON}$  vs  $I_{OUT}$  (DGN Package)




Figure 8.  $R_{ON}$  vs  $V_{IN}$




Figure 9.  $R_{ON}$  vs  $V_{IN}$




Figure 10.  $R_{ON}$  vs  $V_{IN}$




Figure 11.  $R_{ON}$  vs  $V_{BIAS}$





Figure 12.  $R_{PD}$  vs  $V_{BIAS}$

**Typical DC Characteristics (continued)****Figure 13.  $V_{OUT}$  vs  $V_{ON}$**

## 7.10 Typical AC Characteristics

$C_{IN} = 1 \mu F$ ,  $C_L = 0.1 \mu F$ ,  $R_L = 10 \Omega$  (unless otherwise specified)




Figure 14.  $t_D$  vs  $V_{IN}$




Figure 15.  $t_D$  vs  $V_{IN}$




Figure 16.  $t_F$  vs  $V_{IN}$




Figure 17.  $t_F$  vs  $V_{IN}$




Figure 18.  $t_{OFF}$  vs  $V_{IN}$
















Figure 19.  $t_{OFF}$  vs  $V_{IN}$

## Typical AC Characteristics (continued)



## Typical AC Characteristics (continued)



## Typical AC Characteristics (continued)




Figure 32. Turn-off Response Time






Figure 33. Turn-on Response Time

## 8 Parameter Measurement Information



Timing test circuit



(A) Rise and fall times of the control signal is 100ns.

Figure 34. Test Circuit and Timing Waveforms

## 9 Detailed Description

### 9.1 Overview


This device is a 5.5 V, 4 A / 6 A, single channel load switch with an adjustable rise time. The device contains an N-channel MOSFET controlled by an on/off GPIO-compatible input. The ON pin must be connected and cannot be left floating. The device is designed to control the turn-on rate and therefore the inrush current. By controlling the inrush current, power supply sag can be reduced during turn on. The slew rate is set by connecting a capacitor from the CT pin to GND.

The slew rate is proportional to the capacitor on the CT pin. Refer to the *Adjustable Rise Time* section to determine the correct CT value for a desired rise time.

The internal circuitry is powered by the VBIAS pin, which supports voltages from 2.5 to 5.5 V. This circuitry includes the charge pump, QOD, and control logic. For these internal blocks to function correctly, a voltage between 2.5 and 5.5 V must be supplied to VBIAS.

When a voltage is supplied to VBIAS and the ON pin goes low, the QOD turns on. This connects VOUT to GND through an on-chip resistor and is not a feature for the TPS22958N. The typical pull-down resistance ( $R_{PD}$ ) is 135  $\Omega$ .

### 9.2 Functional Block Diagram



### 9.3 Feature Description

#### 9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2 V or higher GPIO voltage. This pin cannot be left floating and must be tied either high or low for proper functionality.


## Feature Description (continued)

### 9.3.2 Quick Output Discharge (QOD)

The TPS22958 includes a QOD feature while the TPS22958N does not. When the device is disabled, a discharge resistor is connected between V<sub>OUT</sub> and GND. This resistor has a typical value of 135 Ω and prevents the output from floating while the switch is disabled.

### 9.3.3 VIN and VBIAS Voltage Range

For optimal R<sub>ON</sub> performance, make sure V<sub>IN</sub> ≤ V<sub>BIA</sub>S. The device will still function if V<sub>IN</sub> > V<sub>BIA</sub>S but will exhibit an R<sub>ON</sub> greater than what is listed in the Electrical Characteristics table. See [Figure 35](#) for an example of a typical device. R<sub>ON</sub> increases as V<sub>IN</sub> exceeds the V<sub>BIA</sub>S voltage. For the maximum voltage ratings on the VIN and VBIAS pins, please refer to the [Absolute Maximum Ratings](#) table.



T<sub>A</sub> = 25°C      I<sub>OUT</sub> = -200 mA      V<sub>ON</sub> = 5 V

**Figure 35. R<sub>ON</sub> vs V<sub>IN</sub>**

## Feature Description (continued)

### 9.3.4 Adjustable Rise Time

A capacitor from the CT pin to GND sets the slew rate, and it should be rated for 25 V and above. An approximate formula for the relationship between CT and slew rate with  $V_{BIAS} = 5$  V is:

$$SR = 0.146 \times CT + 14.78$$

where

- SR = slew rate (in  $\mu$ s/V)
  - CT = the capacitance value on the CT pin (in pF)
  - The units for the constant 14.78 is  $\mu$ s/V.
  - The units for the constant 0.146 is  $\mu$ s/(V $\times$ pF)
- (1)

Rise time can be calculated by multiplying the input voltage by the slew rate. [Table 1](#) contains rise time values measured on a typical device.

**Table 1. Rise Time Table**

CTx (pF)	RISE TIME ( $\mu$ s) 10% - 90%, $C_L = 0.1 \mu$ F, $C_{IN} = 1 \mu$ F, $R_L = 10 \Omega$ , $V_{BIAS} = 5$ V Typical values at 25°C with a 25-V X7R 10% ceramic capacitor on CT						
	VIN = 5 V	VIN = 3.3 V	VIN = 1.8 V	VIN = 1.5 V	VIN = 1.2 V	VIN = 0.8 V	VIN = 0.6 V
0	79	59	41	37	33	26	23
220	227	158	97	86	74	55	48
470	397	270	160	139	116	88	72
1000	769	522	301	258	211	153	126
2200	1659	1118	640	548	450	315	256
4700	3445	2314	1315	1128	927	656	528
10000	7310	4884	2778	2372	1950	1379	1103

## 9.4 Device Functional Modes

The following table lists the VOUT pin connections for a particular device as determined by the ON pin.

**Table 2. VOUT Functional Table**

ON (Control Input)	TPS22958	TPS22958N
L	GND	Open
H	VIN	VIN

## 10 Application and Implementation

### 10.1 Application Information


#### 10.1.1 Input Capacitor (Optional)

To limit the voltage drop on the input supply caused by transient inrush currents when the switch turns on into a discharged load capacitor, a capacitor can be placed between VIN and GND. A 1  $\mu$ F ceramic capacitor,  $C_{IN}$ , placed close to the pins, is usually sufficient. Higher values of  $C_{IN}$  can be used to further reduce the voltage drop during high-current application. When switching heavy loads, TI recommends to have an input capacitor about 10x higher than the output capacitor to avoid excessive voltage drop.

#### 10.1.2 Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, TI recommends a  $C_{IN}$  greater than  $C_L$ . A  $C_L$  greater than  $C_{IN}$  can cause the voltage on VOUT to exceed VIN when the system supply is removed. This could result in current flow through the body diode from VOUT to VIN. TI recommends a  $C_{IN}$  to  $C_L$  ratio of 10 to 1 for minimizing  $V_{IN}$  dip caused by inrush currents during startup.

#### 10.1.3 Power Supply Sequencing Without a GPIO Input




**Figure 36. Power Supply Sequencing Without a GPIO Input**

In many end equipments, there is a need to power up various modules in a pre-determined manner. The TPS22958x can solve the problem of power sequencing without adding any complexity to the overall system. Figure 36 shows the configuration required for powering up two modules in a fixed sequence. The output of the first load switch is tied to the enable of the second load switch, so when Module 1 is powered the second load switch is enabled and Module 2 is powered.

## 10.2 Typical Application

This application demonstrates how the TPS22958 can be used to power a downstream load with a large capacitance. The example in [Figure 37](#) is powering a 22  $\mu\text{F}$  capacitive output load.



**Figure 37. Typical Application Schematic**

### 10.2.1 Design Requirements

For this design example, use the following as the input parameters.

**Table 3. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
$V_{IN}$	3.3 V
$V_{BIAS}$	5.0 V
Load current	4 A
Output capacitance ( $C_L$ )	22 $\mu\text{F}$
Allowable inrush current on $V_{OUT}$	0.33 A

### 10.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- $V_{IN}$  voltage
- $V_{BIAS}$  voltage
- Load current
- Allowable inrush current on  $V_{OUT}$  due to  $C_L$  capacitor

#### 10.2.2.1 $V_{IN}$ to $V_{OUT}$ Voltage Drop

The  $V_{IN}$  to  $V_{OUT}$  voltage drop in the device is determined by the  $R_{ON}$  of the device and the load current. The  $R_{ON}$  of the device depends upon the  $V_{IN}$  and  $V_{BIAS}$  conditions of the device. Refer to the  $R_{ON}$  specification of the device in the Electrical Characteristics table. After the  $R_{ON}$  of the device is determined based upon the  $V_{IN}$  and  $V_{BIAS}$  conditions, use [Equation 2](#) to calculate the  $V_{IN}$  to  $V_{OUT}$  voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- $\Delta V$  = voltage drop from  $V_{IN}$  to  $V_{OUT}$
  - $I_{LOAD}$  = load current
  - $R_{ON}$  = On-resistance of the device for a specific  $V_{IN}$  and  $V_{BIAS}$  combination
- (2)

An appropriate  $I_{LOAD}$  must be chosen such that the  $I_{MAX}$  specification of the device is not violated.

### 10.2.2.2 Inrush Current

To determine how much inrush current will be caused by the  $C_L$  capacitor, use [Equation 3](#).

$$I_{\text{INRUSH}} = C_L \times \frac{dV_{\text{OUT}}}{dt}$$

where

- $I_{\text{INRUSH}}$  = amount of inrush caused by  $C_L$
  - $C_L$  = capacitance on  $V_{\text{OUT}}$
  - $dt$  = time it takes for change in  $V_{\text{OUT}}$  during the ramp up of  $V_{\text{OUT}}$  when the device is enabled
  - $dV_{\text{OUT}}$  = change in  $V_{\text{OUT}}$  during the ramp up of  $V_{\text{OUT}}$  when the device is enabled
- (3)

The device offers adjustable rise time for  $V_{\text{OUT}}$  and allows the user to control the inrush current during turn-on through the CT pin. The appropriate rise time can be calculated using the design requirements and the inrush current equation ([Equation 3](#)).

$$330 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V} / dt \quad (4)$$

$$dt = 22 \mu\text{F} \times 3.3 \text{ V} / 300\text{mA} \quad (5)$$

$$dt = 220 \mu\text{s} \quad (6)$$

To ensure an inrush current of less than 330 mA, choose a CT based on [Table 1](#) or [Equation 1](#) value that will yield a rise time of more than 220  $\mu$ s. See the oscilloscope captures in the [Application Curves](#) for an example of how the CT capacitor can be used to reduce inrush current. See [Table 1](#) for correlation between rise times and CT values.

An appropriate  $C_L$  value should be placed on  $V_{\text{OUT}}$  such that the  $I_{\text{MAX}}$  and  $I_{\text{PLS}}$  specifications of the device are not violated.

### 10.2.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation,  $P_{D(\text{max})}$  for a given output current and ambient temperature, use [Equation 7](#).

$$P_{D(\text{MAX})} = \frac{T_{J(\text{MAX})} - T_A}{R_{\theta JA}}$$

where

- $P_{D(\text{max})}$  = maximum allowable power dissipation
  - $T_{J(\text{max})}$  = maximum allowable junction temperature (125°C for the TPS22958)
  - $T_A$  = ambient temperature of the device
  - $R_{\theta JA}$  = junction to air thermal impedance. See [Thermal Information](#). This parameter is highly dependent upon board layout.
- (7)

For the DGK package,  $V_{\text{BIAS}} = 5 \text{ V}$ , and  $V_{\text{IN}} = 3.3 \text{ V}$ , the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$P_D = I^2 \times R \quad (8)$$

$$T_A = T_{J(\text{MAX})} - R_{\theta JA} \times P_D \quad (9)$$

$$T_A = T_{J(\text{MAX})} - R_{\theta JA} \times I^2 \times R \quad (10)$$

$$T_A = 125^\circ\text{C} - 185.7^\circ\text{C/W} \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 65.6^\circ\text{C} \quad (11)$$

Therefore, with the conditions mentioned above, a maximum ambient temperature of 65.6°C is recommended.

For the DGN package,  $V_{BIAS} = 5$  V, and  $V_{IN} = 3.3$  V, the maximum ambient temperature with a 4 A load can be determined by using the following calculation:

$$P_D = I^2 \times R \quad (12)$$

$$T_A = T_{J(MAX)} - R_{\theta JA} \times P_D \quad (13)$$




$$T_A = T_{J(MAX)} - R_{\theta JA} \times I^2 \times R \quad (14)$$

$$T_A = 125^\circ\text{C} - 67.0^\circ\text{C/W} \times (4 \text{ A})^2 \times 20 \text{ m}\Omega = 103.6^\circ\text{C} \quad (15)$$

Therefore, with the conditions mentioned above, a maximum ambient temperature of 103.6°C is recommended.

### 10.2.3 Application Curves

The three scope captures show the usage of a CT capacitor in conjunction with the device. A higher CT value results in a slower rise and a lower inrush current.



## 11 Power Supply Recommendations

The device is designed to operate from a  $V_{BIAS}$  range of 2.5 to 5.5 V and  $V_{IN}$  range of 0.6 to 5.5 V. The power supply should be well regulated and placed as close to the device terminals as possible. It must be able to withstand all transient and load current steps. In most situations, using the minimum recommended input capacitance of 1  $\mu$ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input. To avoid ringing on the  $V_{BIAS}$  pin from a noisy power supply, a bypass capacitance of 0.1  $\mu$ F is recommended.



The requirements for large input capacitance can be mitigated by adding additional capacitance to the CT pin. This will cause the load switch to turn on more slowly. Not only will this reduce transient inrush current, but it will also give the power supply more time to respond to the load current step.

## 12 Layout

### 12.1 Layout Guidelines

- $V_{IN}$  and  $V_{OUT}$  traces should be as short and wide as possible to accommodate for high current. When connecting the two  $V_{IN}$  or  $V_{OUT}$  pins together, an equal trace length should be used to avoid an unequal distribution of current through each pin.
- Use vias under the exposed thermal pad to connect to the power ground plane for thermal relief during high current operation.
- $V_{IN}$  pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1- $\mu$ F ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device pins as possible.
- $V_{OUT}$  pins should be bypassed to ground with low-ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the  $V_{IN}$  bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device pins as possible.
- The CT capacitor should be placed as close to the device pins as possible. The typical recommended CT capacitance is a capacitor of X5R or X7R dielectric rating with a rating of 25 V or higher.

## 12.2 Layout Example



## 13 器件和文档支持

### 13.1 相关链接

以下表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，并且可以快速访问样片或购买链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS22958	<a href="#">请单击此处</a>				
TPS22958N	<a href="#">请单击此处</a>				

### 13.2 商标

All trademarks are the property of their respective owners.

### 13.3 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

### 13.4 术语表

#### SLYZ022 — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

## 14 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

## 重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	<a href="http://www.ti.com.cn/audio">www.ti.com.cn/audio</a>
放大器和线性器件	<a href="http://www.ti.com.cn/amplifiers">www.ti.com.cn/amplifiers</a>
数据转换器	<a href="http://www.ti.com.cn/dataconverters">www.ti.com.cn/dataconverters</a>
DLP® 产品	<a href="http://www.dlp.com">www.dlp.com</a>
DSP - 数字信号处理器	<a href="http://www.ti.com.cn/dsp">www.ti.com.cn/dsp</a>
时钟和计时器	<a href="http://www.ti.com.cn/clockandtimers">www.ti.com.cn/clockandtimers</a>
接口	<a href="http://www.ti.com.cn/interface">www.ti.com.cn/interface</a>
逻辑	<a href="http://www.ti.com.cn/logic">www.ti.com.cn/logic</a>
电源管理	<a href="http://www.ti.com.cn/power">www.ti.com.cn/power</a>
微控制器 (MCU)	<a href="http://www.ti.com.cn/microcontrollers">www.ti.com.cn/microcontrollers</a>
RFID 系统	<a href="http://www.ti.com.cn/rfidsys">www.ti.com.cn/rfidsys</a>
OMAP应用处理器	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
无线连通性	<a href="http://www.ti.com.cn/wirelessconnectivity">www.ti.com.cn/wirelessconnectivity</a>
	德州仪器在线技术支持社区 <a href="http://www.deyisupport.com">www.deyisupport.com</a>

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122  
Copyright © 2015, 德州仪器半导体技术 (上海) 有限公司

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22958DGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	(ZBUO, ZBUX)	<span style="background-color: red; color: white;">Samples</span>
TPS22958DGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBVX	<span style="background-color: red; color: white;">Samples</span>
TPS22958NDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBXW	<span style="background-color: red; color: white;">Samples</span>
TPS22958NDGNR	ACTIVE	HVSSOP	DGN	8	2500	RoHS & Green	NIPDAUAG	Level-1-260C-UNLIM	-40 to 105	ZBXX	<span style="background-color: red; color: white;">Samples</span>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

## PACKAGE OPTION ADDENDUM

10-Dec-2020


---

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

### REEL DIMENSIONS




### TAPE DIMENSIONS




$A_0$	Dimension designed to accommodate the component width
$B_0$	Dimension designed to accommodate the component length
$K_0$	Dimension designed to accommodate the component thickness
$W$	Overall width of the carrier tape
$P_1$	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	$A_0$ (mm)	$B_0$ (mm)	$K_0$ (mm)	$P_1$ (mm)	$W$ (mm)	Pin1 Quadrant
TPS22958DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.3	1.3	8.0	12.0	Q1
TPS22958DGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958DGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958NDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS22958NDGNR	HVSSOP	DGN	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22958DGKR	VSSOP	DGK	8	2500	346.0	346.0	35.0
TPS22958DGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TPS22958DGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0
TPS22958NDGKR	VSSOP	DGK	8	2500	364.0	364.0	27.0
TPS22958NDGNR	HVSSOP	DGN	8	2500	364.0	364.0	27.0

## GENERIC PACKAGE VIEW


DGN 8

PowerPAD VSSOP - 1.1 mm max height

3 x 3, 0.65 mm pitch

SMALL OUTLINE PACKAGE

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4225482/A


# PACKAGE OUTLINE

DGN0008G



PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4225480/A 11/2019

## NOTES:

PowerPAD is a trademark of Texas Instruments.



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- Reference JEDEC registration MO-187.

# EXAMPLE BOARD LAYOUT

DGN0008G

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



4225480/A 11/2019

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.
9. Size of metal pad may vary due to creepage requirement.

# EXAMPLE STENCIL DESIGN

DGN0008G

PowerPAD™ VSSOP - 1.1 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
EXPOSED PAD 9:  
100% PRINTED SOLDER COVERAGE BY AREA  
SCALE: 15X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.06 X 2.40
0.125	1.846 X 2.15 (SHOWN)
0.15	1.69 X 1.96
0.175	1.56 X 1.82


4225480/A 11/2019

NOTES: (continued)

10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
11. Board assembly site may have different recommendations for stencil design.

## DGK (S-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



4073329/E 05/06

NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C) Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.


D) Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.

E. Falls within JEDEC MO-187 variation AA, except interlead flash.

# LAND PATTERN DATA

DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## 重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn 上或随附TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2020 德州仪器半导体技术（上海）有限公司