

🕳 Order

Now



UC1845A-SP

ZHCSDP0A - MAY 2015 - REVISED FEBRUARY 2019

# UC1845A-SP QML V 类 耐辐射电流模式 PWM 控制器

Technical

Documents

## 1 特性

- 符合 QML V 类 (QMLV) 标准, SMD 5962-86704
- 5962**P**8670411Vxx: <sup>(1)</sup>
  - 抗辐射加固保障 (RHA) 能力高达 30-krad(Si) 总电离剂量 (TID)
  - 通过了 45krad/LDR (10mrad/s) 测试条件(符合 MIL-STD-883 测试方法 1019.9 的 3.13.3.b 小节定义的 1.5 倍过量测试)下的功能性测试且 在规定的后辐射参数限值范围内
  - 展现出低剂量率灵敏度<sup>(2)</sup>但在 30krad 总剂量水
     平下仍保持在 MIL-STD-883, TM1019 所允许
     的预辐射电气限制范围内
- 经过优化适用于 DC-DC 转换器 应用
- 低启动电流 (< 0.5mA)
- 修整的振荡器放电电流
- 自动前馈补偿
- 逐脉冲电流限制
- 增强型负载响应特性
- 带滞后的欠压闭锁 (UVLO) 保护
- 双脉冲抑制
- 高电流推挽式输出
- 内部调整的带隙参考
- 500kHz 工作频率
- 低 Ro 误差放大器
- 支持军用级温度范围(-55℃至 125°C)
- (1) 改进的 TID 辐射性能仅适用于抗辐射加固保障 (RHA) 器件类型
- 11。
   (2) 受影响的参数参考输出电压,VREF 辐射漂移曲线(请参见 VREF 辐射漂移曲线)。



#### 简化电路原理图

- 2 应用
- 抗辐射加固型 DC-DC 转换器
- 卫星本体和有效载荷

🧷 Tools 8

Software

- 太空运载火箭
- 水下布线
- 支持多种拓扑结构:
  - 反激、正激、降压、升压
  - 推挽、半桥、全桥(采用外部接口电路时)

Support &

Community

22

## 3 说明

UC1845A-SP 控制 IC是与 UC184x 系列引脚兼容的抗 辐射加固版。它主要适用于卫星和其他恶劣环境 应 用。该器件提供了控制电流模式开关电源所必需的特 性,并改进了多种 功能。额定启动电流低于 0.5mA, 振荡器放电电流调整为 8.3mA。UVLO 期间,输出级 在低于 1.2V 的电压下至少具有 10mA 的灌电流能力 (V<sub>CC</sub> 高于 5V)。

器件比较表显示了该系列各成员器件间的不同之处。要 订购辐射改进型版本(如已提供),请参考相应的产品 数据表。

器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)
	CDIP/JG (8)	6.67mm x 9.60mm
UC1845A-SP	LCCC/FK (20)	8.89mm x 8.89mm
	CFP/HKU (10)	6.48mm x 7.02mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



#### VREF 辐射漂移曲线

# 目录

9

10 11

12

1	特性	<u></u> 1
2	应用	1
3	说明	1
4	修订	历史记录 2
5	Dev	ice Comparison Table 3
6	Pin	Configuration and Functions 3
7	Spe	cifications 4
	7.1	Absolute Maximum Ratings 4
	7.2	ESD Ratings 4
	7.3	Recommended Operating Conditions 4
	7.4	Thermal Information 4
	7.5	Electrical Characteristics 5
	7.6	Typical Characteristics 6
8	Deta	ailed Description7
	8.1	Overview7
	8.2	Functional Block Diagram7

# 4 修订历史记录

## 

8.3	Feature Description	7
8.4	Device Functional Modes	12
Арр	lication and Implementation	13
9.1	Application Information	13
9.2	Typical Application	13
Pow	ver Supply Recommendations	20
Lay	out	20
11.1	Layout Guidelines	20
11.2	Layout Example	21
器件	和文档支持	22
12.1	接收文档更新通知	22
12.2	社区资源	22
12.3	商标	22
12.4	静电放电警告	22

#### Texas Instruments

www.ti.com.cn



# 5 Device Comparison Table

PART NO.	UVLO ON	UVLO OFF	MAXIMUM DUTY CYCLE
UC1842A	16 V	10 V	<100%
UC1843A	8.5 V	7.9 V	<100%
UC1844A	16 V	10 V	<50%
UC1845A	8.5 V	7.9 V	<50%

# 6 Pin Configuration and Functions





		PIN		1/0	DECODIDITION	
NAME	CDIP	LCCC	CFP	1/0	DESCRIPTION	
Comp	1	2	1	I	Error amplifier output.	
V <sub>FB</sub>	2	5	2	I	Voltage feedback input to error amplifier.	
I <sub>SENSE(C/S)</sub>	3	7	3	I	Current sense comparator input pin.	
R <sub>T</sub> /C <sub>T</sub>	4	10	4	I	RC time constant input to oscillator.	
NC	_	1, 3, 4, 6, 8, 9, 11, 14, 16, 19	5, 6	—	No connect.	
Pwr Gnd	_	12		_	Output section ground.	
Gnd	5	13	7	—	Ground.	
Output	6	15	8	0	Regulated output.	
V <sub>C</sub>	—	17	_	—	Output section supply voltage.	
V <sub>CC</sub>	7	18	9	_	Unregulated supply voltage.	

**Pin Functions** 

Texas Instruments

www.ti.com.cn

## **Pin Functions (continued)**

	PIN			1/0	DESCRIPTION	
NAME	CDIP	LCCC	CFP	1/0	DESCRIPTION	
V <sub>REF</sub>	8	20	10	0	5-V internally generated reference.	

## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)(2)</sup>

over operating free-air temperature (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage, low-impedance source		30	V
VI	Input voltage (V <sub>FB</sub> , I <sub>SENSE</sub> )	-0.3	6.3	V
	Supply current	Self li	miting	
I <sub>O</sub>	Output current		±1	А
	Error amplifier output sink current		10	mA
	Output energy (capacitive load)		5	μJ
P <sub>D</sub>	Power dissipation ( $T_A = 25^{\circ}C$ )		1	W
TJ	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground. Currents are positive in, negative out of the specified terminal.

## 7.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±4000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommended Operating Conditions

over operating free-air temperature range ( $T_A = T_J = -55^{\circ}C$  to  $125^{\circ}C$ ), unless otherwise noted

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	12	25	V
	Sink/source output current (continuous or time average)	0	200	mA
	Reference load current	0	20	mA

## 7.4 Thermal Information

			UC1845A-SP				
	THERMAL METRIC <sup>(1)</sup>	JG (CDIP)	FK (LCCC)	HKU (CFP)	UNIT		
		8 PINS	20 PINS	10 PINS			
$R_{\thetaJA}$	Junction-to-ambient thermal resistance	103	_	51.9	°C/W		
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	9.6	9.0	6.6	°C/W		
$R_{\thetaJB}$	Junction-to-board thermal resistance	69.2	_	31.5	°C/W		
ΨJT	Junction-to-top characterization parameter	13.9	_	5.42	°C/W		
ΨЈВ	Junction-to-board characterization parameter	73	_	31	°C/W		

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



### 7.5 Electrical Characteristics

 $V_{CC}$  = 15 V<sup>(1)</sup>, R<sub>T</sub> = 10 k $\Omega$ , C<sub>T</sub> = 3.3 nF, T<sub>A</sub> = T<sub>J</sub> = -55°C to 125°C (unless otherwise noted) <sup>(2)</sup>

PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
REFERENCE					u u	
		5962-8670408VxA	4.95	5	5.06	
Output voltage	$T_J = 25^{\circ}C, I_O = 1 \text{ mA},$	5962P8670411Vxx Pre-radiation	4.94	5	5.06	V
		5962P8670411Vxx Post-radiation	4.85		5.06	
Line regulation	$V_{IN}$ = 12 to 25 V			6	20	mV
Load regulation	$I_0 = 1$ to 20 mA			6	25	mV
Temperature stability <sup>(3)(4)(5)</sup>				0.2	0.4	mV/°C
Total output variation <sup>(3)</sup>	Over line, load, and tempera	ture	4.9		5.1	V
Output noise variation	10 Hz ≤ $f$ ≤ 10 kHz, T <sub>J</sub> = 25°	°C		50		μV
Long-term stability <sup>(5)</sup>	1000 hours, $T_A = 125^{\circ}C^{(3)}$			5	25	mV
Short-circuit output current			-30	-100	-180	mA
OSCILLATOR					•	
Initial accuracy	$T_{\rm J} = 25^{\circ} {\rm C}^{(6)}$			52	57	kHz
Voltage stability	$V_{CC}$ = 12 to 25 V			0.2%	1%	
Temperature stability	$T_{J} = -55^{\circ}C$ to $125^{\circ}C^{(3)}$			5%		
Amplitude	V <sub>RT/CT</sub> peak to peak <sup>(3)</sup>			1.7		V
Discharge surrent	V pin 4 = 2 V <sup>(7)</sup>	$T_J = 25^{\circ}C$	7.8	8.3	8.8	mA
Discharge current		T <sub>J</sub> = Full range	7.5		8.8	mA
ERROR AMPLIFIER						
Input voltage	$V_{Comp} = 2.5 V$		2.45	2.50	2.55	V
Input bias current				-0.3	-1	μA
Open-loop voltage gain	$V_0 = 2 \text{ to } 4 \text{ V}$		65	90		dB
Unity-gain bandwidth	$T_J = 25^{\circ}C^{(3)}$		0.7	1		MHz
PSRR	$V_{CC}$ = 12 to 25 V		60	70		dB
Output sink current	V <sub>FB</sub> = 2.7 V, V <sub>Comp</sub> = 1.1 V		2	6		mA
Output source current	V <sub>FB</sub> = 2.3 V, V <sub>Comp</sub> = 5 V		-0.5	-0.8		mA
High-level output voltage	$V_{FB}$ = 2.3 V, $R_L$ = 15 k $\Omega$ to g	round	5	6		V
Low-level output voltage	$V_{FB} = 2.7 \text{ V}, \text{ R}_{L} = 15 \text{ k}\Omega \text{ to } \text{V}_{REF}$			0.7	1.1	V
CURRENT SENSE						
Gain <sup>(8)(9)</sup>			2.85	3	3.15	V/V
Maximum input signal	$V_{\text{Comp}} = 5 \text{ V}^{(8)}$			1	1.1	V
PSRR	$V_{CC}$ = 12 to 25 V <sup>(8)</sup>			70		dB
Input bias current				-2	-10	μA
Delay to output	$V_{ISENSE} = 0$ to 2 V <sup>(3)</sup>			150	300	ns

(1)

Adjust V<sub>CC</sub> above the start threshold before setting at 15 V. See *机械、封装和可订购信息* for radiation improved devices. (2)

(3) (4) Parameters ensured by design and/or characterization, if not production tested.

Temperature stability, sometimes referred to as average temperature coefficient, is described by the equation: Temperature Stability =  $V_{REF}$  (max) –  $V_{REF}$  (min) /  $T_J$  (max) –  $T_J$  (min).  $V_{REF}$  (max) and  $V_{REF}$  (min) are the maximum and minimum reference voltage measured over the appropriate temperature range. Note that the extremes in voltage do not necessarily occur at the extremes in temperature.

Parameter applies only for 5962-8670408VxA. (5)

Output frequency is one-half oscillator frequency for UC1845A. (6)

This parameter is measured with  $R_T = 10 \text{ k}\Omega$  to  $V_{REF}$ . This contributes approximately 300  $\mu$ A of current to the measurement. The total (7) current flowing into the  $R_T$  or  $C_T$  pin will be approximately 300  $\mu$ A higher than the measured value.

Parameter measured at trip point of latch with  $V_{FB} = 0 V$ . (8)

(9) Gain defined as:  $G = \Delta V_{Comp} / \Delta V_{ISENSE}$ ;  $V_{ISENSE} = 0$  to 0.8 V.

STRUMENTS

XAS

www.ti.com.cn

# **Electrical Characteristics (continued)**

 $V_{CC}$  = 15  $V^{(1)},\,R_{T}$  = 10 kΩ,  $C_{T}$  = 3.3 nF,  $T_{A}$  =  $T_{J}$  = –55°C to 125°C (unless otherwise noted)  $^{(2)}$ 

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
OUTPUT						
Output low lovel veltage	I <sub>SINK</sub> = 20 mA		0.1	0.4	V	
Output low-level voltage	I <sub>SINK</sub> = 200 mA		1.5	2.2	v	
Output high-level voltage	$I_{SOURCE} = -20 \text{ mA}$	13	13.5			
Output high-level voltage	I <sub>SOURCE</sub> = -200 mA	12	13.5		v	
Rise time	$C_L = 1 \text{ nF}, T_J = 25^{\circ}C^{(3)}$		50	150	ns	
Fall time	$C_L = 1 \text{ nF}, T_J = 25^{\circ}C^{(3)}$		50	150	ns	
UVLO saturation	$V_{CC} = 5 \text{ V}, \text{ I}_{SINK} = 10 \text{ mA}$		0.7	1.2	V	
UNDERVOLTAGE LOCKOUT						
Start threshold		7.8	8.4	9	V	
Minimum operation voltage after turnon		7	7.6	8.2	V	
PWM						
Maximum duty cycle		47%	48%	50%		
Minimum duty cycle				0%		
TOTAL STANDBY CURRENT						
Start-up current			0.3	0.5	mA	
Operating supply current	$V_{FB} = V_{ISENSE} = 0 V$		11	17	mA	
V <sub>CC</sub> Zener voltage	$I_{CC} = 25 \text{ mA}$	30	34		V	

# 7.6 Typical Characteristics



**Figure 1. Output Saturation Characteristics** 



## 8 Detailed Description

### 8.1 Overview

The UC1845A-SP control IC is a pin-for-pin compatible improved version of the UC184x family. Providing the necessary characteristics to control current-mode switched-mode power supplies, this device has improved features. Start-up current is specified to be less than 0.5 mA and oscillator discharge is trimmed to 8.3 mA. During UVLO, the output stage can sink at least 10 mA at less than 1.2 V for  $V_{CC}$  over 5 V.

## 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 8.3 Feature Description

UC1845A-SP is a current mode controller, used to support various topologies such as forward, flyback, buck, boost and using an external interface circuit will also support half-bridge, full-bridge, and push-pull configurations.

Figure 2 shows the two-loop current-mode control system in a typical buck regulator application. A clock signal initiates power pulses at a fixed frequency. The termination of each pulse occurs when an analog of the inductor current reaches a threshold established by the error signal. In this way, the error signal actually controls peak inductor current. This contrasts with conventional schemes in which the error signal directly controls pulse width without regard to inductor current.

Several performance advantages result from the use of current-mode control. First, an input voltage feed-forward characteristic is achieved; that is, the control circuit instantaneously corrects for input voltage variations without using up any of the error amplifier's dynamic range. Therefore, line regulation is excellent and the error amplifier can be dedicated to correcting for load variations exclusively.



## Feature Description (continued)



Figure 2. Two-Loop Current-Mode Control System

For converters in which inductor current is continuous, controlling peak current is nearly equivalent to controlling average current. Therefore, when such converters employ current-mode control, the inductor can be treated as an error-voltage-controlled-current-source for the purposes of small-signal analysis (see Figure 3). The two-pole control-to-output frequency response of these converters is reduced to a single-pole (filter capacitor in parallel with load) response. One result is that the error amplifier compensation can be designed to yield a stable closed-loop converter response with greater gain bandwidth than would be possible with pulse-width control, giving the supply improved small-signal dynamic response to changing loads. A second result is that the error amplifier compensation circuit becomes simpler, as shown in Figure 4.

Capacitor Ci and resistor Ri, in Figure 4(A), add a low-frequency zero, which cancels one of the two control-tooutput poles of non-current-mode converters. For large signal load changes, in which converter response is limited by inductor slew rate, the error amplifier saturates while the inductor is catching up with the load. During this time, Ci charges to an abnormal level. When the inductor current reaches its required level, the voltage on Ci causes a corresponding error in supply output voltage. The recovery time is  $R_{iz}C_i$ , which may be long. However, the compensation network of Figure 4(B) can be used where current-mode control has eliminated the inductor pole. Large-signal dynamic response is then greatly improved due to the absence of Ci.

Current limiting is greatly simplified with current-mode control. Pulse-by-pulse limiting is, of course, inherent in the control scheme. Furthermore, an upper limit on the peak current can be established by simply clamping the error voltage. Accurate current limiting allows optimization of magnetic and power semiconductor elements while ensuring reliable supply operation.

Finally, current-mode controlled power stages can be operated in parallel with equal current sharing. This opens the possibility of a modular approach to power supply design.



# Feature Description (continued)



Figure 3. Inductor Looks Like a Current Source to Small Signals



Figure 4. Required Error Amplifier Compensation for Continuous Inductor Current Designs

### 8.3.1 UVLO

The UVLO circuit ensures that V<sub>CC</sub> is adequate to make the UC1845A-SP fully operational before enabling the output stage. Figure 5 shows that the UVLO turnon and turnoff thresholds are fixed internally at 8.5 V and 7.9 V, respectively. The 0.6-V hysteresis prevents  $V_{CC}$  oscillations during power sequencing.

Figure 6 shows supply current requirements. Start-up current is < 1 mA for efficient bootstrapping from the rectified input of an off-line converter, as shown in Figure 7. During normal circuit operation,  $V_{CC}$  is developed from auxiliary winding, WAux, with  $D_1$  and  $C_{IN}$ . However, at start-up,  $C_{IN}$  must be charged to 16 V through  $R_{IN}$ . With a start-up current of 1 mA,  $R_{IN}$  can be as large as 100 k $\Omega$  and still charge  $C_{IN}$  when VAc = 90-V RMS (low line). Power dissipation in  $R_{IN}$  would then be less than 350 mW even under high line (VAc = 130-V RMS) conditions.

During UVLO, the output driver is in a low state. While it does not exhibit the same saturation characteristics as normal operation, it can easily sink 1 mA, enough to ensure the MOSFET is held off.

## Feature Description (continued)







During UVLO, the output driver is biased to sink minor amounts of current.





Figure 7. Providing Power to the UC1845A-SP

0019-8



#### 8.3.2 Reference

As highlighted in the *Functional Block Diagram*, UC1845A-SP incorporates a 5-V internal reference regulator with  $\pm 2\%$  set point variation over temperature.

#### 8.3.3 Totem-Pole Output

The UC1845A-SP PWM has a single totem-pole output which can be operated to  $\pm$ 1-A peak for driving MOSFET gates, and a  $\pm$ 200 mA average current for bipolar power U-100A transistors. Cross conduction between the output transistors is minimal, the average added power with V<sub>IN</sub> = 30 V is only 80 mW at 200 kHz.

Limiting the peak current through the IC is accomplished by placing a resistor between the totem-pole output and the gate of the MOSFET. The value is determined by dividing the totem-pole collector voltage  $V_C$  by the peak current rating of the IC's totem-pole. Without this resistor, the peak current is limited only by the dV/dT rate of the totem-pole switching and the FET gate capacitance.

The use of a Schottky diode from the PWM output to ground prevents the output voltage from going excessively below ground, causing instabilities within the IC. To be effective, the diode selected should have a forward drop of less than 0.3 V at 200 mA. Most 1- to 3-A Schottky diodes exhibit these traits above room temperature. Placing the diode as physically close to the PWM as possible enhances circuit performance. Implementation of the complete drive scheme is shown in Figure 8 through Figure 10. Transformer-driven circuits also require the use of the Schottky diodes to prevent a similar set of circumstances from occurring on the PWM output. The ringing below ground is greatly enhanced by the transformer leakage inductance and parasitic capacitance, in addition to the magnetizing inductance and FET gate capacitance. Circuit implementation is similar to the previous example.

Figure 8 through Figure 10 show suggested circuits for driving MOSFETs and bipolar transistors with the UC1845A-SP output. The simple circuit of Figure 8 can be used when the control IC is not electrically isolated from the MOSFET turnon and turnoff to  $\pm 1$  A. It also provides damping for a parasitic tank circuit formed by the FET input capacitance and series wiring inductance. Schottky diode, D<sub>1</sub>, prevents the output of the IC from going far below ground during turnoff.

Figure 9 shows an isolated MOSFET drive circuit which is appropriate when the drive signal must be level shifted or transmitted across an isolation boundary. Bipolar transistors can be driven efficiently with the circuit of Figure 10. Resistors  $R_1$  and  $R_2$  fix the on-state base current while capacitor  $C_1$  provides a negative base current pulse to remove stored charge at turnoff.

Because the UC1845A-SP series has only a single output, an interface circuit is needed to control push-pull, half-bridge, or full-bridge topologies. The UC1706 dual output driver with internal toggle flip-flop performs this function. *Typical Application* shows a typical application for these two ICs. Increased drive capability for driving numerous FETs in parallel, or other loads can be accomplished using one of the UC1705/6/7 driver ICs.



Figure 8. Direct MOSFET Drive



## **Feature Description (continued)**



Figure 9. Isolated MOSFET Drive



Figure 10. Bipolar Drive With Negative turnoff Bias

## 8.4 Device Functional Modes

The UC1845A-SP uses fixed frequency, peak current mode control. An internal oscillator initiates the turn on of the driver to high-side power switch. The external power switch current is sensed through an external resistor and is compared via internal comparator. The voltage generated at the COMP pin is stepped down via internal resistors (as shown in the functional block diagram). When the sensed current reaches the stepped down COMP voltage, the high-side power switch is turned off.



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### 9.1 Application Information

UC1845A-SP can be used as a controller to design various topologies such as buck, boost, flyback, and forward. Using an external interphase circuit can also support push-pull, half-bridge and full-bridge topologies.

## 9.2 Typical Application



Figure 11. Typical Application Schematic

#### 9.2.1 Design Requirements

See Table 1 for parameter values.

Table 1. Design Parameters<sup>(1)</sup>

DESIGN PARAMETER	VALUE
Input voltage	95 VAC to 130 VAC
Line isolation	3750 V
Switching frequency	40 kHz
Efficiency (full load)	70%
Output voltage (A)	+5 V, ±5%; 1-A to 4-A load; Ripple voltage: 50-mV P-P max
Output voltage (B)	+12 V, ±3%; 0.1-A to 0.3-A load; Ripple voltage: 100-mV P-P max
Output voltage (C)	-12 V, ±3%; 0.1-A to 0.3-A load; Ripple voltage: 100-mV P-P max

(1) See Figure 11 for reference.

ZHCSDP0A-MAY 2015-REVISED FEBRUARY 2019



www.ti.com.cn

### 9.2.2 Detailed Design Procedure

See Table 2 for component values.

COMPONENT	VALUE							
R1	5 Ω, 1 W							
R2	56 kΩ, 2 W							
R3	20 kΩ							
R4	4.7 kΩ							
R5	150 kΩ							
R6	10 kΩ							
R7	22 Ω							
R8	1 kΩ							
R9	68 Ω							
R10	0.55 Ω, 1 W							
R11	2.7 kΩ, 2 W							
R12	4.7 kΩ, 2 W							
R13	20 kΩ							
C1	250 µF, 250 V							
C2	100 µF, 25 V							
C3	22 µF							
C4	47 μF, 25 V							
C5	0.1 µF							
C6	0.0022 µF							
C7	470 pF							
C8	680 pF, 600 V							
C9	3300 pF, 600 V							
C10	4700 μF, 10 V							
C11	4700 µF, 10 V							
C12	2200 µF, 10 V							
C13	2200 µF, 10 V							
C14	100 pF							
D2	1N3612							
D3	1N3612							
D4	1N3613							
D5	1N3613							
D6	USD945							
D7	UFS1002							
D8	UES1002							
Q1	UFN833							

## Table 2. Components<sup>(1)</sup>

(1) See Figure 11 for reference.

## 9.2.2.1 Oscillator

The UC1845A-SP oscillator is programmed as shown in Figure 13. Timing capacitor  $C_T$  is charged from VREF (5 V) through the timing resistor  $R_T$ , and discharged by an internal current source. The first step in selecting the oscillator components is to determine the required circuit dead time. Once obtained, Figure 14 is used to pinpoint the nearest standard value of  $C_T$  for a given dead time. Next, the appropriate  $R_T$  value is interpolated using the parameters for  $C_T$  and oscillator frequency. Figure 15 shows the  $R_T/C_T$  combinations versus oscillator frequency. The timing resistor can be calculated from the following formula.



(1)



Figure 12. E/A Compensation Circuit for Continuous Boost and Flyback Topologies

The UC1845A-SP has an internal divide-by-two flip-flop driven by the oscillator for a 50% maximum duty cycle. Therefore, their oscillators must be set to run at twice the desired power supply switching frequency.



Figure 13. Oscillator Programming

ZHCSDP0A-MAY 2015-REVISED FEBRUARY 2019



## 9.2.2.2 Current Sensing and Limiting

The UC1845A-SP current sense input is configured as shown in Figure 16. Current-to-voltage conversion is done externally with ground-referenced resistor  $R_s$ . Under normal operation, the peak voltage across  $R_s$  is controlled by the E/A according to the following relation:

$$I_{P} = \frac{V_{C} - 1.4 V}{3 R_{S}}$$

where

• V<sub>C</sub> = Control voltage = E/A output voltage

 $R_S$  can be connected to the power circuit directly or through a current transformer, as Figure 16 shows. While a direct connection is simpler, a transformer can reduce power dissipation in  $R_S$ , reduce errors caused by the base current, and provide level shifting to eliminate the restraint of ground-referenced sensing. The relation between  $V_C$  and peak current in the power stage is given by:

$$i_{(pk)} = N\left(\frac{V_{R_{S}}(pk)}{R_{S}}\right) = \frac{N}{3 R_{S}}(V_{C} - 1.4 V)$$

where

N = Current sense transformer turns ratio = 1 when transformer not used.

For purposes of small-signal analysis, the control-to-sensed-current gain is:

$$\frac{i_{(pk)}}{V_{C}} = \frac{N}{3 R_{S}}$$
(4)

When sensing current in series with the power transistor, as shown in Figure 16, the current waveform often has a large spike at its leading edge. This spike is due to rectifier recovery and/or inter-winding capacitance in the power transformer. If unattenuated, this transient can prematurely terminate the output pulse. As shown, a simple RC filter is usually adequate to suppress this spike. The RC time constant should be approximately equal to the current spike duration (usually a few hundred nanoseconds).

The inverting input to the UC1845A-SP current-sense comparator is internally clamped to 1 V (Figure 16). Current limiting occurs if the voltage at pin 3 reaches this threshold value, that is, the current limit is defined by:

$$i_{max} = \frac{N \times 1 V}{R_s}$$
(5)



www.ti.com.cn

UC1845A-SP ZHCSDP0A – MAY 2015

(2)

(3)





Figure 16. Transformer-Coupled Current Sensing

#### 9.2.2.3 Error Amplifier

The error amplifier (E/A) configuration is shown in Figure 17. The non-inverting input is not brought out to a pin, but is internally biased to 5 V  $\pm$ 2%. The E/A output is available at pin 1 for external compensation, allowing the user to control the converter's closed-loop frequency response.

Figure 18 shows an E/A compensation circuit suitable for stabilizing any current-mode controlled topology except for flyback and boost converters operating with inductor current. The feedback components add a pole to the loop transfer function at  $f_p = \frac{1}{2} \pi R_F$ .  $R_F$  and  $C_F$  are chosen so that this pole cancels the zero of the output filter capacitor ESR in the power circuit.  $R_I$  and  $R_F$  fix the low-frequency gain. They are chosen to provide as much gain as possible while still allowing the pole formed by the output filter capacitor and load to roll off the loop gain to unity (0 dB) at  $f \approx f_{\text{SWITCHING}} / 4$ . This technique ensures converter stability while providing good dynamic response.



Figure 17. E/A Configuration





Figure 18. Compensation

The E/A output sources 0.5 mA and sinks 2 mA. A lower limit for RF is given by:

$$R_{F(MIN)} \approx \frac{V_{EAOUT(MAX)} - 2.5 V}{0.5 mA} = \frac{6 V - 2.5 V}{0.5 mA} = 7 k\Omega$$
(6)

E/A input bias current (2- $\mu$ A max) flows through R<sub>1</sub>, resulting in a DC error in output voltage (VO) given by:  $\Delta V_{O(MAX)} = (2 \ \mu A) R_1$ 

(7)

Therefore, the designer should keep the value of R<sub>I</sub>, as low as possible.

Figure 19 shows the open-loop frequency response of the UC1845A-SP E/A. The gain represents an upper limit on the gain of the compensated E/A. Phase lag increases rapidly as frequency exceeds 1 MHz due to second-order poles at about 10 MHz and above.

Continuous-inductor-current boost and flyback converters each have a right-half-plane zero in their transfer function. An additional compensation pole is needed to roll off loop gain at a frequency less than that of the RHP zero.  $R_P$  and  $C_P$  in the circuit of Figure 12 provide this pole.



Figure 19. Error Amplifier Open-Loop Frequency Response



### 9.2.3 Application Curves







## 10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 8 V and 40 V. This input supply should be well regulated. If the input supply is located more than a few inches from the UC1845A-SP converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A tantalum capacitor with a value of 47  $\mu$ F is a typical choice; however, this may vary depending upon the output power being delivered.



Power supply specifications:

- 1. Input voltage: 95 VAC to 130 VAC (50 Hz/60 Hz)
- 2. Line isolation: 3750 V
- 3. Switching frequency: 40 kHz
- 4. Efficiency full load: 70%
- 5. Output voltage:
  - a. +5 V, ±5%; 1- to 4-A load, ripple voltage: 50 mVP-P max
  - b. +12 V, ±3%; 0.1- to 0.3-A load, ripple voltage: 100 mVP-P max
  - c. -12 V, ±3%; 0.1- to 0.3-A load, ripple voltage: 100 mVP-P max

#### Figure 23. Offline Flyback Regulator

## 11 Layout

#### 11.1 Layout Guidelines

Always try to use a low-EMI inductor with a ferrite-type closed core. Some examples would be toroid and encased E core inductors. Open core can be used if they have low-EMI characteristics and are located a farther away from the low-power traces and components. Make the poles perpendicular to the PCB as well if using an open core. Stick cores usually emit the most unwanted noise.

#### 11.1.1 Feedback Traces

Try to run the feedback trace as far as possible from the inductor and noisy power traces. The designer should also make the feedback trace as direct as possible and somewhat thick. These two guidelines sometimes involve a trade-off, but keeping the trace away from inductor EMI and other noise sources is the more critical guideline. Run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.



#### Layout Guidelines (continued)

#### 11.1.2 Input/Output Capacitors

When using a low-value ceramic input filter capacitor, locate it as close as possible to the VIN pin of the IC. This eliminates as much trace inductance effects as possible and gives the internal IC rail a cleaner voltage supply. Some designs require the use of a feed-forward capacitor connected from the output to the feedback pin as well, usually for stability reasons. In this case, it should also be positioned as close as possible to the IC. Using surface mount capacitors also reduces lead length and lessens the chance of noise coupling into the effective antenna created by through-hole components.

#### **11.1.3 Compensation Components**

External compensation components for stability should also be placed close to the IC. TI recommends to also use surface mount components for the same reasons discussed for the filter capacitors. These should not be located very close to the inductor either.

#### 11.1.4 Traces and Ground Planes

Make all of the power (high-current) traces as short, direct, and thick as possible. It is good practice on a standard PCB to make the traces an absolute minimum of 15 mils (0.381 mm) per ampere. The inductor, output capacitors, and output diode should be as close as possible to each other. This helps reduce the EMI radiated by the power traces due to the high-switching currents through them. This also reduces lead inductance and resistance, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors. The grounds of the IC, input capacitors, output capacitors, and output diode (if applicable) should be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This reduces noise by reducing ground loop errors and absorbing more of the EMI radiated by the inductor.

For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane (where the power traces and components are) and the signal plane (where the feedback and compensation and components are) for improved performance. On multi-layer boards, vias are required to connect traces and different planes. It is a good practice to use one standard via per 200 mA of current if the trace needs to conduct a significant amount of current from one plane to the other. Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states: one state when the switch is on and one when the switch is off. During each state there is a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.

## 11.2 Layout Example



High peak currents associated with capacitive loads necessitate careful grounding techniques. Timing and bypass capacitors should be connected close to pin 5 in a single point ground. The transistor and 5k potentiometer are used to sample the oscillator waveform and apply an adjustable ramp to pin 3.

#### Figure 24. Open-Loop Laboratory Test Fixture

## 12 器件和文档支持

## 12.1 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 12.2 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

- TI E2E<sup>™</sup> Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.
- **Design Support TI's Design Support** Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### 12.3 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### **12.4** 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

## 12.5 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司



9-Mar-2021

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
5962-8670408VPA	ACTIVE	CDIP	JG	8	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8670408VPA UC1845A	Samples
5962-8670408VXA	ACTIVE	LCCC	FK	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	5962- 8670408VXA UC1845AL QMLV	Samples
5962P8670411VPA	ACTIVE	CDIP	JG	8	1	TBD	Call TI	Call TI	-55 to 125	P8670411VPA UC1845A-SP	Samples
5962P8670411VYC	ACTIVE	CFP	HKU	10	1	TBD	Call TI	Call TI	-55 to 125	P8670411VYC UC1845A-SP	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

9-Mar-2021

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **HKU0010A**



# **PACKAGE OUTLINE**

# CFP - 2.63mm max height

CERAMIC DUAL FLATPACK



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
   This package is hermetically sealed with a metal lid.
- 4. The terminals are gold plated.
- This drawing does not comply with MIL STD 1835. Do not use this package for compliant product.
   Metal lid is connected to back side pad metalization.



# HKU0010A

# **EXAMPLE BOARD LAYOUT**

# CFP - 2.63mm max height

CERAMIC DUAL FLATPACK



SCALE	SIZE		REV	PAGE
3X	Α	4226200	Α	3 OF 4

LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



# **MECHANICAL DATA**

MCER001A - JANUARY 1995 - REVISED JANUARY 1997



#### **CERAMIC DUAL-IN-LINE**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification.
- E. Falls within MIL STD 1835 GDIP1-T8



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司