

🕳 Order

Now







ADS8350, ADS7850, ADS7250

ZHCSCC6D - MAY 2013 - REVISED MARCH 2018

ADSxx50 双路,750kSPS,16,14 和 12 位,同步采样,

模数转换器

- 特性 1
- 16、14 和 12 位引脚兼容系列
- 两个通道同时采样
- 伪差分模拟输入

Texas

INSTRUMENTS

- 快速数据吞吐量: 750kSPS
- 出色的直流性能:
 - 线性:
 - ADS8350: 16 位丢码率 (NMC) 差分非线性 (DNL), ±2.5 最低有效位 (LSB), 最大积分 非线性 (INL)
 - ADS7850: 14 位 NMC DNL, ±1.5 LSB, 最大 INL - ADS7250:
 - 12 位 NMC DNL, ±1 LSB, 最大 INL
- 出色的交流性能:
 - ADS8350: 85dB 信噪比 (SNR), -96dB 总谐波 失真 (THD)
 - ADS7850: 81dB SNR, -90dB THD
 - ADS7250: 73dB SNR, -88dB THD
- 简单串行接口
- 在 -40°C 至 + 125°C 的扩展工业用温度范围内完全 额定运行
- 小型封装: 超薄四方扁平无引线 (WQFN)-16 (3mm x 3mm)

2 应用范围

- 电机控制: ٠ 使用 SinCos 编码器进行位置测量
- 光网络互连: 掺铒光纤放大器 (EDFA) 增益控制环路
- 保护中继器
- 电源质量测量
- 三相电源控制
- 可编程逻辑控制器 •
- 工业自动化

3 说明

ADS8350、ADS7850 和 ADS7250 器件属于引脚兼容 型双路高速同步采样模数转换器 (ADC) 产品系列, 它 们均支持伪差动模拟输入。所有器件支持一个由宽电源 电压范围供电运行的简单串行接口,从而实现与多种主 机控制器的轻松通信。

所有器件的额定扩展工业范围均为 -40℃ 至 125℃, 并且采用引脚兼容 WQFN-16 (3mm × 3mm) 封装。

器件信息(1)

器件型号	封装	封装尺寸(标称值)
ADS7250		
ADS7850	WQFN (16)	3.00mm x 3.00mm
ADS8350	† 	

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

功能方框图





ADS8350, ADS7850, ADS7250

ZHCSCC6D-MAY 2013-REVISED MARCH 2018

目录

1	特性		1
2	应用	范围	1
3	说明		1
4	修订	历史记录	2
5	Pin	Configuration and Functions	3
6	Spee	cifications	4
	6.1	Absolute Maximum Ratings	4
	6.2	ESD Ratings	4
	6.3	Recommended Operating Conditions	4
	6.4	Thermal Information	4
	6.5	Electrical Characteristics: All Devices	5
	6.6	Electrical Characteristics: ADS7250	6
	6.7	Electrical Characteristics: ADS7850	7
	6.8	Electrical Characteristics: ADS8350	8
	6.9	Timing Requirements	9
	6.10	Switching Characteristics	9
	6.11	Typical Characteristics: ADS7250 1	0
	6.12	Typical Characteristics: ADS7850 1	3
	6.13	Typical Characteristics: ADS8350 1	6
	6.14	Typical Characteristics: All Devices 1	9
7	Deta	illed Description 2	20

	7.1	Overview	20
	7.2	Functional Block Diagram	20
	7.3	Feature Description	21
	7.4	Device Functional Modes	24
8	Appl	ication and Implementation	26
	8.1	Application Information	26
	8.2	Typical Applications	26
9	Powe	er Supply Recommendations	33
10	Layo	out	34
	10.1	Layout Guidelines	34
	10.2	Layout Example	34
11	器件	和文档支持	35
	11.1	文档支持	35
	11.2	相关链接	35
	11.3	接收文档更新通知	35
	11.4	社区资源	35
	11.5	商标	35
	11.6	静电放电警告	35
	11.7	Glossary	35
12	机械	、封装和可订购信息	35

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Revision C (June 2014) to Revision D

•	Changed ESD Ratings title, updated to current format, moved Storage temperature parameter to Absolute Maximum Ratings table					
•	Changed Timing Characteristics table: split table into Timing Requirements and Switching Characteristics					
•	Deleted t_{SU_DOCK} and t_{HT_CKDO} parameters, replaced with t_{D_CKDO} parameter	9				
•	Changed Timing Diagram figure	9				
C	hanges from Revision B (April 2014) to Revision C	Page				
сі •	hanges from Revision B (April 2014) to Revision C 已将器件信息表更改为最新标准	Page				
CI •	hanges from Revision B (April 2014) to Revision C 已将器件信息表更改为最新标准 己更正功能方框图中的伪差分输入和参考连接	Page 1				

Changes from Revision A (January 2014) to Revision B

•	Deleted Ordering Information section			3
•	更改了格式,以符合最新数据表标准;	添加了布局部分,	移动了现有部分1	I

Changes from Original (May 2013) to Revision A

•	已发布至生产 1	
---	----------	--



www.ti.com.cn

Page

Page

Page



5 Pin Configuration and Functions



Pin Functions

PIN			
NAME	NO.	I/O	DESCRIPTION
AINM-A	16	Analog input	Negative analog input, ADC_A
AINM-B	5	Analog input	Negative analog input, ADC_B
AINP-A	15	Analog input	Positive analog input, ADC_A
AINP-B	6	Analog input	Positive analog input, ADC_B
AVDD	14	Supply	ADC supply voltage
CS	9	Digital input	Chip-select signal; active low
DVDD	7	Supply	Digital I/O supply
GND	8, 13	Supply	Device ground
REFGND-A	2	Supply	Reference ground potential, ADC_A
REFGND-B	3	Supply	Reference ground potential, ADC_B
REFIN-A	1	Analog input	Reference voltage input, ADC_A
REFIN-B	4	Analog input	Reference voltage input, ADC_B
SCLK	10	Digital input	Serial communication clock
SDO-A	11	Digital output	Data output for serial communication, ADC_A
SDO-B	12	Digital output	Data output for serial communication, ADC_B
Thermal pad		Supply	Exposed thermal pad. TI recommends connecting the thermal pad to the printed circuit board (PCB) ground.

ADS8350, ADS7850, ADS7250

ZHCSCC6D-MAY 2013-REVISED MARCH 2018



www.ti.com.cn

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	AVDD to GND	-0.3	7	V
Supply voltage	DVDD to GND	-0.3	7	v
	AINP_x to REFGND_x	REFGND_x - 0.3	AVDD + 0.3	
Analog input voltage	AINM_x to REFGND_x	REFGND_x – 0.3	AVDD + 0.3	V
	REFIN_x to REFGND_x	REFGND_x – 0.3	AVDD + 0.3	
Digital input voltage	CS, SCLK to GND	GND – 0.3	DVDD + 0.3	V
Ground voltage difference	REFGND_x – GND		0.3	V
Input current	Any pin except supply pins		±10	mA
Maximum virtual junction temp	perature, T _J		150	°C
Storage temperature, T _{stg}		-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
AVDD	Analog power supply		5		V
DVDD	Digital power supply		3.3		V

6.4 Thermal Information

		ADS7250, ADS7850, ADS8350	
	THERMAL METRIC	RTE (WQFN)	UNIT
		16 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	33.3	°C/W
R _{0JCtop}	Junction-to-case (top) thermal resistance	29.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	7.3	°C/W
ΨJT	Junction-to-top characterization parameter	0.2	°C/W
ΨJB	Junction-to-board characterization parameter	7.4	°C/W
R_{\thetaJCbot}	Junction-to-case (bottom) thermal resistance	0.9	°C/W



6.5 Electrical Characteristics: All Devices

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V, $V_{REFIN_A} = V_{REFIN_B} = V_{REF}$, and $t_{DATA} = 750$ kSPS (unless otherwise noted); typical values are at $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
ANALOG	INPUT	-				
FSR	Full-scale input range, (AINP_x – AINM_x)	$AVDD \ge 2 \times V_{REF}^{(1)},$ $AINM_x = V_{REF}$	-V _{REF}		V _{REF}	V
V _{INP}	Absolute input voltage, (AINP_x to REFGND)	$AVDD \ge 2 \times V_{REF}^{(1)},$ $AINM_x = V_{REF}^{(1)}$	0		$2 \times V_{REF}$	V
V _{INM}	Absolute input voltage, (AINM_x to REFGND)		V _{REF} – 0.1	V _{REF}	V _{REF} + 0.1	V
<u> </u>	Innut conscitones	In sample mode		40		~ C
CIN	input capacitance	In hold mode		4		рг
I _{IN}	Input leakage current			1.5		nA
SAMPLIN	IG DYNAMICS					
f _{DATA}	Data rate				750	kSPS
t _A	Aperture delay			8		ns
	t _A match	ADC_A to ADC_B		40		ps
	Aperture jitter			10		ps
f _{CLK}	Clock frequency				24	MHz
VOLTAG	E REFERENCE INPUT					
V _{REF}	Reference input voltage		2.25	2.5	AVDD / 2 ⁽¹⁾	V
I _{REF}	Reference input current			300		μA
	Reference leakage current				1	μΑ
C _{REF}	External ceramic reference capacitance			10		μF
DIGITAL	INPUTS ⁽²⁾	-				
VIH	Input voltage, high		0.7 DVDD		DVDD + 0.3	V
VIL	Input voltage, low		-0.3		0.3 DVDD	V
DIGITAL	OUTPUTS ⁽²⁾	-				
V _{OH}	Output voltage, high	I _{OH} = 500-μA source	0.8 DVDD		DVDD	V
V _{OL}	Output voltage, low	I _{OH} = 500-μA sink	0		0.2 DVDD	V
POWER S	SUPPLY	-				
AVDD	Analog supply voltage, AVDD to GND		4.5 ⁽¹⁾	5.0	5.5	V
DVDD	Digital supply voltage, DVDD to GND		1.65		5.5	V
I _{A-DYNA}	Analog supply current, during conversion	AVDD = 5 V, throughput = max		8	9	mA
I _{A-STAT}	Analog supply current, no conversion	AVDD = 5 V, static		5	7	mA
I _{DVDD}	Digital supply current	DVDD = 3.3 V		0.25		mA
P _{D-DYNA}	Dower disaination	AVDD = 5 V, throughput = max		40	45	m)//
P _{D-STAT}	Power dissipation	AVDD = 5 V, static		25	35	mvv

(1) The AVDD supply voltage defines the permissible voltage swing on the analog input pins. To use the maximum dynamic range of the analog input pins, V_{REFIN_x} and AVDD must be in the respective permissible range with AVDD $\ge 2 \times V_{REFIN_x}$. Specified by design; not production tested.

(2)

ZHCSCC6D-MAY 2013-REVISED MARCH 2018



www.ti.com.cn

6.6 Electrical Characteristics: ADS7250

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V, $V_{REFIN_A} = V_{REFIN_B} = V_{REF}$, and $t_{DATA} = 750$ kSPS (unless otherwise noted); typical values are at $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
RESOLU	TION					
	Resolution		12			Bits
DC ACCI	JRACY					
INL	Integral nonlinearity		-1	±0.5	1	LSB
DNL	Differential nonlinearity		-0.99	±0.4	1	LSB
V _{OS}	Input offset error		-2	±0.75	2	mV
	V _{OS} match	ADC_A to ADC_B	-2	±0.75	2	mV
dV _{OS} /dT	Input offset thermal drift			1		µV/°C
G _{ERR}	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G _{ERR} match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G _{ERR} /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCI	JRACY		•			
		–0.5 dBFS at 20-kHz input	71.5	72.9		
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		72.9		dB
		–0.5 dBFS at 250-kHz input		72.5		
		–0.5 dBFS at 20-kHz input	72	73		
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		73		dB
		–0.5 dBFS at 250-kHz input		73		
		–0.5 dBFS at 20-kHz input		-90		
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		–0.5 dBFS at 250-kHz input		-82		
		–0.5 dBFS at 20-kHz input		90		
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		82		
	Isolation between ADC_A and ADC_B	f _{IN} = 15 kHz, f _{NOISE} = 25 kHz		-85		dB
DW/	Full nower bondwidth	At –3 dB		25		N 41 1-
DVV(FP)	Full-power bandwidth	At -0.1 dB		5		IVIHZ



6.7 Electrical Characteristics: ADS7850

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V, $V_{REFIN_A} = V_{REFIN_B} = V_{REF}$, and $t_{DATA} = 750$ kSPS (unless otherwise noted); typical values are at $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
RESOLU	TION					
	Resolution		14			Bits
DC ACCI	JRACY					
INL	Integral nonlinearity		-1.5	±0.8	1.5	LSB
DNL	Differential nonlinearity		-0.99	±0.7	1	LSB
V _{OS}	Input offset error		-1	±0.25	1	mV
	V _{OS} match	ADC_A to ADC_B	-1	±0.25	1	mV
dV _{OS} /dT	Input offset thermal drift			1		µV/°C
G _{ERR}	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G _{ERR} match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G _{ERR} /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCI	JRACY					
		-0.5 dBFS at 20-kHz input	79	81		
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		81		dB
		–0.5 dBFS at 250-kHz input		79.9		
		–0.5 dBFS at 20-kHz input	79.5	81.5		
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		81.5		dB
		–0.5 dBFS at 250-kHz input		81		
		–0.5 dBFS at 20-kHz input		-90		
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		–0.5 dBFS at 250-kHz input		-86		
		–0.5 dBFS at 20-kHz input		90		
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		86		
	Isolation between ADC_A and ADC_B	f _{IN} = 15 kHz, f _{NOISE} = 25 kHz		-90		dB
D\M/	Full power bandwidth	At –3 dB		25		MLIZ
DVV(FP)	ruii-power bandwidth	At –0.1 dB		5		

ZHCSCC6D-MAY 2013-REVISED MARCH 2018



www.ti.com.cn

6.8 Electrical Characteristics: ADS8350

minimum and maximum specifications are at $T_A = -40^{\circ}$ C to 125°C, AVDD = 5 V, $V_{REFIN_A} = V_{REFIN_B} = V_{REF}$, and $t_{DATA} = 750$ kSPS (unless otherwise noted); typical values are at $T_A = 25^{\circ}$ C, AVDD = 5 V, and DVDD = 3.3 V

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	МАХ	UNIT
RESOLU	TION		L			
	Resolution		16			Bits
DC ACCI	JRACY					
INL	Integral nonlinearity		-2.5	±1	2.5	LSB
DNL	Differential nonlinearity		-0.99	±0.7	2	LSB
V _{OS}	Input offset error		-1	±0.25	1	mV
	V _{OS} match	ADC_A to ADC_B	-1	±0.25	1	mV
dV _{OS} /dT	Input offset thermal drift			1		µV/°C
G _{ERR}	Gain error	Referenced to voltage at REFIN_x	-0.1%	±0.05%	0.1%	
	G _{ERR} match	ADC_A to ADC_B	-0.1%	±0.05%	0.1%	
G _{ERR} /dT	Gain error thermal drift	Referenced to voltage at REFIN_x		1		ppm/°C
CMRR	Common-mode rejection ratio	Both ADCs, dc to 20 kHz		74		dB
AC ACCI	JRACY					
		–0.5 dBFS at 20-kHz input	83.5	84.7		
SINAD	Signal-to-noise + distortion	–0.5 dBFS at 100-kHz input		83.7		dB
		–0.5 dBFS at 250-kHz input		83		
		–0.5 dBFS at 20-kHz input	84	85		
SNR	Signal-to-noise ratio	–0.5 dBFS at 100-kHz input		84.8		dB
		–0.5 dBFS at 250-kHz input		84		
		–0.5 dBFS at 20-kHz input		-96		
THD	Total harmonic distortion	–0.5 dBFS at 100-kHz input		-90		dB
		–0.5 dBFS at 250-kHz input		-90		
		–0.5 dBFS at 20-kHz input		96		
SFDR	Spurious-free dynamic range	–0.5 dBFS at 100-kHz input		90		dB
		–0.5 dBFS at 250-kHz input		90		
	Isolation between ADC_A and ADC_B	f _{IN} = 15 kHz, f _{NOISE} = 25 kHz		-90		dB
DW/	Full nower bondwidth	At –3 dB		25		N 41 1-
DVV(FP)	Full-power bandwidth	At -0.1 dB		5		IVIHZ

6.9 Timing Requirements

			MIN	NOM	MAX	UNIT
£	Sample taken to data road	$f_{CLK} = max$			750	kSPS
THROUGHPUT	Sample taken to data read	f _{CLK} = max	1.33			μs
f _{CLK}	CLOCK frequency	f _{THROUGHPUT} = max			24	MHz
t _{CLK}	CLOCK period	f _{THROUGHPUT} = max	41.66			ns
t _{PH_CK}	CLOCK high time		0.4		0.6	t _{CLK}
t _{PL_CK}	CLOCK low time		0.4		0.6	t _{CLK}
		ADS8350, f _{CLK} = max	120			
t _{ACQ}	Acquisition time	ADS7850, f _{CLK} = max	100			ns
		ADS7250, f _{CLK} = max	70			
t _{PH_CS}	CS high time		20			ns
		ADS8350	120			
t _{PH_CS_SHRT}	CS high time after frame abort	ADS7850	100			ns
		ADS7250	70			
t _{D_CKCS}	Delay time from last SCLK falling to \overline{CS} rising		15			ns
t _{SU_CSCK}	Setup time from \overline{CS} falling to SCLK falling		15			ns

6.10 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{CONV}	Conversion time			590	ns
t _{DV_CSDO}	Delay time from \overline{CS} falling to data enable			12	ns
t _{DZ_CSDO}	Delay time from $\overline{\text{CS}}$ rising to DOUT going to 3-state			10	ns
t _{D_СКDO}	Delay time from SCLK falling to (next) data valid on SDO		3	20	ns



Figure 1. Timing Diagram

ZHCSCC6D-MAY 2013-REVISED MARCH 2018

NSTRUMENTS

EXAS

6.11 Typical Characteristics: ADS7250

at $T_A = 25^{\circ}C$, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)





Typical Characteristics: ADS7250 (continued)

at T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS (unless otherwise noted)



Typical Characteristics: ADS7250 (continued)

at $T_A = 25^{\circ}$ C, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)





6.12 Typical Characteristics: ADS7850

at $T_A = 25^{\circ}C$, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)



Typical Characteristics: ADS7850 (continued)

at T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS (unless otherwise noted)





Typical Characteristics: ADS7850 (continued)

at $T_A = 25$ °C, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)



ADS8350, ADS7850, ADS7250

ZHCSCC6D-MAY 2013-REVISED MARCH 2018

www.ti.com.cn

NSTRUMENTS

ÈXAS

6.13 Typical Characteristics: ADS8350

at T_A = 25°C, AVDD = 5 V, DVDD = 3.3 V, V_{REF} = 2.5 V, and f_{DATA} = 750 kSPS (unless otherwise noted)





Typical Characteristics: ADS8350 (continued)





Typical Characteristics: ADS8350 (continued)

at $T_A = 25$ °C, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)





6.14 Typical Characteristics: All Devices

at $T_A = 25$ °C, AVDD = 5 V, DVDD = 3.3 V, $V_{REF} = 2.5$ V, and $f_{DATA} = 750$ kSPS (unless otherwise noted)





7 Detailed Description

7.1 Overview

The ADS8350, ADS7850, and ADS7250 belong to a family of dual, high-speed, simultaneous-sampling, analogto-digital converters (ADCs). The devices support pseudo-differential input signals with the input common-mode equal to the reference voltage and the full-scale input range equal to twice the reference voltage. The devices provide a simple serial interface to the host controller and operate over a wide range of digital power supplies.

7.2 Functional Block Diagram





7.3 Feature Description

values as per the application requirement.

7.3.1 Reference

Each device has two simultaneous-sampling ADCs (ADC_A and ADC_B). ADC_A operates with reference voltage V_{REFIN_A} and ADC_B operates with reference voltage V_{REFIN_B} . These reference voltages must be provided on the REFIN_A and REFIN_B pins, respectively. REFIN_A and REFIN_B may be set to different

As shown in Figure 49, decouple the REFIN_A and REFIN_B pins with the REFGND_A and REFGND_B pins, respectively, with individual 10-µF decoupling capacitors.



Figure 49. Reference Block Diagram

ADS8350, ADS7850, ADS7250

Feature Description (continued)

7.3.2 Analog Input

The devices support pseudo-differential analog input signals. These inputs are sampled and converted simultaneously by the two ADCs (ADC_A and ADC_B). ADC_A samples and converts (VAINP A - VAINM A), and ADC B samples and converts ($V_{AINP B} - V_{AINM B}$).

Figure 50a and Figure 50b show equivalent circuits for the ADC_A and ADC_B analog input pins, respectively. R_S (typically 50 Ω) represents the on-state sampling switch resistance, and C_{SAMPLE} represents the device sampling capacitor (typically 40 pF).

> AVDD AVDD CSAMPLE Rs C_{SAMPLE} AINP_B AINP A C GND GND AVDD AVDD CSAMPLE CSAMPLE AINM_A AINM_B С GND GND a) ADC A b) ADC B

Figure 50. Equivalent Circuit for Analog Input Pins

7.3.2.1 Analog Input Full-Scale Range

22

The analog input full-scale range (FSR) for ADC_A and ADC_B is twice the reference voltage provided to the particular ADC. By providing different reference voltages (V_{REFIN_A} and V_{REFIN_B}), ADC_A and ADC_B can have different full-scale input ranges. Therefore, the FSR for ADC_A and ADC_B can be determined by Equation 1 and Equation 2, respectively:

 $FSR_ADC_A = 2 \times V_{REFIN A}$ (1) $V_{AINP A} = 0$ to 2 × $V_{REFIN A}$, $V_{AINM A} = V_{REFIN A}$

The REFIN_A and AINM_A pins must be shorted and connected to the external reference voltage, VREFIN A.

$FSR_ADC_B = 2 \times V_{REFIN_B}$,		
$V_{AINP_B} = 0$ to 2 × V_{REFIN_B} ,		
$V_{AINM_B} = V_{REFIN_B}$		

The REFIN B and AINM B pins must be shorted and connected to the external reference voltage, VREFIN B.

To use the full dynamic input range on the analog input pins, AVDD must be as shown in Equation 3, Equation 4, and Equation 5:

$AVDD \ge 2 \times V_{REFIN_A}$	(3)
$AVDD \ge 2 \times V_{REFIN_B}$	(4)
$4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}$	(5)



NSTRUMENTS

FXAS

(2)



(6)

www.ti.com.cn

Feature Description (continued)

7.3.3 ADC Transfer Function

The device output is in binary twos complement format. Device resolution is calculated by Equation 6:

$1 \text{ LSB} = (\text{FSR} \text{ ADC} x) / (2^N)$

where:

- FSR_ADC_x = 2 x V_{REFIN_x} and
- N is the resolution of the ADC : N = 16 for the ADS8350, N = 14 for the ADS7850, and N = 12 for the ADS7250

Table 1 shows the different input voltages and the corresponding device output codes.

INPUT	INPUT VOLTAGE	PSEUDO-DIFFERI	ENTIAL INPUT TO	OUTPUT CODE (HEX)				
VOLTAGE (AINM_x)	(AINP_x)	AE (AINP_X -	CODE	ADS7250	ADS7850	ADS8350		
	0	-V _{REFIN_x}	NFSR	NFSC	800	2000	8000	
	1 LSB	– V _{REFIN_x} + 1 LSB	NFSR + 1 LSB	NFSC + 1	801	2001	8001	
V _{REFIN_x}	V _{REFIN_x} – 1 LSB	–1 LSB	–1 LSB	MC	FFF	3FFF	FFFF	
	V _{REFIN_x}	0	0	PLC	000	0000	0000	
	2 × V _{REFIN_x} – 1 LSB	V _{REFIN_x} – 1 LSB	PFSR – 1 LSB	PFSC	7FF	1FFF	7FFF	

Table 1. Transfer Characteristics

Figure 51 shows the ideal transfer characteristics for the device.



Figure 51. Ideal Transfer Characteristics

7.4 Device Functional Modes

7.4.1 Serial Interface

The devices support a simple, SPI-compatible serial interface to the external digital host. The \overline{CS} signal defines one conversion and serial transfer frame. A frame starts with a \overline{CS} falling edge and ends with a \overline{CS} rising edge. The SDO_A and SDO_B pins output the ADC_A and ADC_B conversion results, respectively. Figure 52 shows a detailed timing diagram for these devices.



Figure 52. Serial Interface Timing Diagram

A $\overline{\text{CS}}$ falling edge brings the serial data bus out of 3-state and also outputs a '0' on the SDO_A and SDO_B pins. The device converts the sampled analog input during the next 14 clocks. SDO_A and SDO_B read '0' during this period. The sample-and-hold circuit goes back into sample mode on the 15th SCLK falling edge and the MSBs of ADC_A and ADC_B are output on SDO_A and SDO_B, respectively. The subsequent clock edges are used to shift out the conversion result using the serial interface, as shown in Table 2. Output data are in binary twos complement format. A $\overline{\text{CS}}$ rising edge ends the frame and puts the serial bus into 3-state.

			LAUNCH EDGE												
				SCLK											
DEVICE	PIN	$\overline{\mathbf{CS}}\downarrow$	↓1		↓14	↓15		↓26	↓27	↓28	↓29	↓30	↓31		<mark>CS</mark> ↑
1000050	SDO-A	0	0		0	D15_A		D4_A	D3_A	D2_A	D1_A	D0_A	0		Hi-Z
AD20320	SDO-B	0	0		0	D15_B		D4_B	D3_B	D2_B	D1_B	D0_B	0		Hi-Z
4007050	SDO-A	0	0		0	D13_A		D2_A	D1_A	D0_A	0	0	0		Hi-Z
AD57850	SDO-B	0	0		0	D13_B		D2_B	D1_B	D0_B	0	0	0		Hi-Z
1007050	SDO-A	0	0		0	D11_A		D0_A	0	0	0	0	0		Hi-Z
AD57250	SDO-B	0	0		0	D11_B		D0_B	0	0	0	0	0		Hi-Z

Ta	ble	2.	Data	Launc	h	Ed	ge
----	-----	----	------	-------	---	----	----

7.4.2 Short-Cycling, Frame Abort, and Reconversion Feature

Referring to Table 2, the ADS8350 requires a minimum of 31 SCLK falling edges between the beginning and end of the frame to complete the 16-bit data transfer, the ADS7850 requires a minimum of 29 SCLK falling edges between the beginning and end of the frame to complete the 14-bit data transfer, and the ADS7250 requires a minimum of 27 SCLK falling edges between the beginning and end of the frame to complete the 12-bit data transfer. However, CS can be brought high at any time during the frame to abort the frame or to *short-cycle* the converter.

As shown in Figure 53, if \overline{CS} is brought high before the 15th SCLK falling edge, the device aborts the conversion and starts sampling the new analog input signal.

Figure 53. Frame Aborted before 15th SCLK Falling Edge

If \overline{CS} is brought high after the 15th SCLK falling edge (as shown in Figure 54), the output data bits latched into the digital host before this \overline{CS} rising edge are still valid data corresponding to sample *N*.

Figure 54. Frame Aborted after 15th SCLK Falling Edge

After aborting the current frame, \overline{CS} must be kept high for $t_{PH_{CS}_{SHRT}}$ to ensure that the minimum acquisition time (t_{ACQ}) is provided for the next conversion.

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The two primary circuits required to maximize the performance of a high-precision, successive approximation register (SAR), analog-to-digital converter (ADC) are the input driver and the reference driver circuits. This section details some general principles for designing these circuits and provides some application circuits designed using these devices.

8.2 Typical Applications

8.2.1 DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput

Typical Applications (continued)

Figure 56. DAQ Circuit: Maximum SINAD for a 10-kHz Input Signal at 750-kSPS Throughput

8.2.1.1 Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < -90-dB THD at a 100-kHz input frequency.

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 ADC Reference Driver

The external reference source to the device must provide low-drift and very accurate voltage for the ADC reference input and support the dynamic charge requirements without affecting the noise and linearity performance of the device. The output broadband noise of most references can be in the order of a few 100 μV_{RMS} . Therefore, in order to prevent any degradation in the noise performance of the ADC, the output of the voltage reference must be appropriately filtered by using a low-pass filter with a cutoff frequency of a few hundred Hertz.

After band-limiting the noise from the reference source, the next important step is to design a reference buffer that can drive the dynamic load posed by the reference input of the ADC. At the start of each conversion, the reference buffer must regulate the voltage of the reference pin within 1 LSB of the intended value. This condition necessitates the use of a large filter capacitor at the reference pin of the ADC. The amplifier selected to drive this large capacitor should have low output impedance, low offset, and temperature drift specifications.

To reduce the dynamic current requirements and crosstalk between the channels, a separate reference buffer is recommended for driving the reference input of each ADC channel.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10 μ F. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

8.2.1.2.2 ADC Input Driver

The input driver circuit for a high-precision ADC mainly consists of two parts: a driving amplifier and a fly-wheel RC filter. The amplifier is used for signal conditioning of the input voltage and its low output impedance provides a buffer between the signal source and the switched capacitor inputs of the ADC. The RC filter helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC and functions as an antialiasing filter to band-limit the wideband noise contributed by the front-end circuit. Careful design of the front-end circuit is critical to meet the linearity and noise performance of a high-precision ADC.

Typical Applications (continued)

8.2.1.2.2.1 Input Amplifier Selection

Selection criteria for the input amplifiers is highly dependent on the input signal type and the performance goals of the data acquisition system. Some key amplifier specifications to consider while selecting an appropriate amplifier to drive the inputs of the ADC are:

• Small-signal bandwidth. Select the small-signal bandwidth of the input amplifiers to be as high as possible after meeting the power budget of the system. Higher bandwidth reduces the closed-loop output impedance of the amplifier, thus allowing the amplifier to more easily drive the low cutoff frequency RC filter at the ADC inputs. Higher bandwidth also minimizes the harmonic distortion at higher input frequencies. In order to maintain the overall stability of the input driver circuit, the amplifier bandwidth should be selected as described in Equation 7:

$$Unity - Gain \ Bandwidth \ge 4 \times \left(\frac{1}{2\pi \times (R_{FLT} + R_{FLT}) \times C_{FLT}}\right)$$

 Noise. Noise contribution of the front-end amplifiers should be as low as possible to prevent any degradation in SNR performance of the system. As a rule of thumb, to ensure that the noise performance of the data acquisition system is not limited by the front-end circuit, the total noise contribution from the front-end circuit should be kept below 20% of the input-referred noise of the ADC. Noise from the input driver circuit is bandlimited by designing a low cutoff frequency RC filter, as explained in Equation 8.

$$N_{G} \times \sqrt{2} \times \sqrt{\left(\frac{V_{1_{f}-AMP_{-}PP}}{6.6}\right)^{2}} + e_{n_{-}RMS}^{2} \times \frac{\pi}{2} \times f_{-3dB} \quad \leq \quad \frac{1}{5} \times \frac{V_{REF}}{\sqrt{2}} \times 10^{-\left(\frac{SNR(dB)}{20}\right)}$$

where:

- $V_{1/f AMP PP}$ is the peak-to-peak flicker noise in μV_{RMS} ,
- $e_{n RMS}$ is the amplifier broadband noise density in nV/\sqrt{Hz} ,
- f_{-3dB} is the 3-dB bandwidth of the RC filter, and
- N_G is the noise gain of the front-end circuit, which is equal to '1' in a buffer configuration.
- *Distortion.* Both the ADC and the input driver introduce nonlinearity in a data acquisition block. As a rule of thumb, to ensure that the distortion performance of the data acquisition system is not limited by the front-end circuit, the distortion of the input driver should be at least 10 dB lower than the distortion of the ADC, as shown in Equation 9.

$$\mathsf{THD}_{\mathsf{AMP}} \leq \mathsf{THD}_{\mathsf{ADC}} - 10 \,(\mathsf{dB})$$

Settling Time. For dc signals with fast transients that are common in a multiplexed application, the input signal
must settle to the desired accuracy at the inputs of the ADC during the acquisition time window. This
condition is critical to maintain the overall linearity performance of the ADC. Typically, the amplifier data
sheets specify the output settling performance only up to 0.1% to 0.001%, which may not be sufficient for the
desired accuracy. Therefore, the settling behavior of the input driver should always be verified by TINA[™]SPICE simulations before selecting the amplifier.

(8)

(7)

(9)

Typical Applications (continued)

8.2.1.2.2.2 Antialiasing Filter

Converting analog-to-digital signals requires sampling an input signal at a constant rate. Any higher frequency content in the input signal beyond half the sampling frequency is digitized and folded back into the low-frequency spectrum. This process is called *aliasing*. Therefore, an analog, antialiasing filter must be used to remove the harmonic content from the input signal before being sampled by the ADC. An antialiasing filter is designed as a low-pass, RC filter, for which the 3-dB bandwidth is optimized based on specific application requirements. For dc signals with fast transients (including multiplexed input signals), a high-bandwidth filter is designed to allow accurately settling the signal at the ADC inputs during the small acquisition time window. For ac signals, the filter bandwidth should be kept low to band-limit the noise fed into the ADC input, thereby increasing the signal-to-noise ratio (SNR) of the system.

Besides filtering noise from the front-end drive circuitry, the RC filter also helps attenuate the sampling charge injection from the switched-capacitor input stage of the ADC. A filter capacitor, C_{FLT} , is connected across the ADC inputs (as shown in Figure 57).

Figure 57. Antialiasing Filter

This capacitor helps reduce the sampling charge injection and provides a charge bucket to quickly charge the internal sample-and-hold capacitors during the acquisition process. As a rule of thumb, the value of this capacitor should be at least 10 times the specified value of the ADC sampling capacitance. For these devices, the input sampling capacitance is equal to 40 pF. Thus, the value of C_{FLT} should be greater than 400 pF. The capacitor should be a COG- or NPO-type because these capacitor types have a high-Q, low-temperature coefficient, and stable electrical characteristics under varying voltages, frequency, and time.

Note that driving capacitive loads can degrade the phase margin of the input amplifiers, thus making the amplifier marginally unstable. To avoid amplifier stability issues, series isolation resistors (R_{FLT}) are used at the output of the amplifiers. A higher value of R_{FLT} is helpful from the amplifier stability perspective, but adds distortion as a result of interactions with the nonlinear input impedance of the ADC. Distortion increases with source impedance, input signal frequency, and input signal amplitude. Therefore, the selection of R_{FLT} requires balancing the stability and distortion of the design. For these devices, TI recommends limiting the value of R_{FLT} to a maximum of 22 Ω in order to avoid any significant degradation in linearity performance. The tolerance of the selected resistors can be chosen as 1% because the use of a differential capacitor at the input balances the effects resulting from any resistor mismatch.

The input amplifier bandwidth should be much higher than the cutoff frequency of the antialiasing filter. TI strongly recommends performing a SPICE simulation to confirm that the amplifier has more than 40° phase margin with the selected filter. Simulation is critical because even with high-bandwidth amplifiers, some amplifiers might require more bandwidth than others to drive similar filters. If an amplifier has less than a 40° phase margin with $22-\Omega$ resistors, using a different amplifier with higher bandwidth or reducing the filter cutoff frequency with a larger differential capacitor is advisable.

The application circuit shown in Figure 56 is optimized to achieve lowest distortion and lowest noise for a 10-kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.

ADS8350, ADS7850, ADS7250

ZHCSCC6D-MAY 2013-REVISED MARCH 2018

Copyright © 2013–2018, Texas Instruments Incorporated

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. The low-power OPA836, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, high-bandwidth specifications. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

> NOTE The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

> > AVDD = 5 V

REF = 2.5 V $T_A = 25^{\circ}C$

 $f_{IN} = 10 \text{ kHz}$ SNR = 85.5 dB

8.2.1.3 Application Curve

Figure 58 shows FFT plot and test results obtained with circuit configuration shown in Figure 56.

0

-20

-40

-60

Power (dB) THD = -94 dB -80 -100 -120 -140 -160 0 75 150 225 300 375 Input Frequency (kHz)

Figure 58. FFT Plot and Test Results with ADS8350

30

Typical Applications (continued)

Figure 59. Reference Drive Circuit with $V_{REF} = 2.5 V$

Figure 60. DAQ Circuit: Maximum SINAD for a 100-kHz Input Signal at 750-kSPS Throughput

Typical Applications (continued)

8.2.2.1 Design Requirements

For the ADS8350, design an input driver and reference driver circuit to achieve > 84-dB SNR and < -90-dB THD at a 100-kHz input frequency.

8.2.2.2 Detailed Design Procedure

8.2.2.2.1 ADC Reference Driver

Refer to the ADC Reference Driver section for a detailed design procedure for the ADC reference driver.

The application circuit in Figure 55 shows the schematic of a complete reference driver circuit that generates a voltage of 2.5-V dc using a single 5-V supply. This circuit is suitable to drive the reference of the ADS8350 at sampling rates up to 750 kSPS.

The 2.5-V reference voltage is generated by the high-precision, low-noise REF5025 circuit. The output broadband noise of the reference is heavily filtered by a low-pass filter with a 3-dB cutoff frequency of 160 Hz. The decoupling capacitor on each reference pin is selected to be 10 μ F. The low output impedance, low noise, and fast settling time makes the OPA2350 a good choice for driving this high capacitive load.

8.2.2.2.2 ADC Input Driver

Refer to ADC Input Driver section for the detailed design procedure for an ADC input driver.

The application circuit shown in Figure 60 is optimized to achieve lowest distortion and lowest noise for a 100kHz input signal. The input signal is processed through a high-bandwidth, low-distortion amplifier in an inverting gain configuration and a low-pass RC filter before being fed into the ADS8350 operating at 750-kSPS throughput.

As a rule of thumb, the distortion from the input driver should be at least 10 dB less than the ADC distortion. The distortion resulting from variation in the common-mode signal is eliminated by using the amplifier in an inverting gain configuration that establishes a fixed common-mode level for the circuit. This configuration also eliminates the requirement of a rail-to-rail swing at the input of the amplifier. The THS4032, used as an input driver, provides exceptional ac performance because of its extremely low-distortion, low-noise, and high-bandwidth specifications. The ADC AINM pin is also driven to V_{REF} with the same amplifier to match the source impedance and to take full advantage of the pseudo-differential input structure of the ADC. In addition, the components of the antialiasing filter are such that the noise from the front-end circuit is kept low without adding distortion to the input signal.

NOTE

The same circuit can be used with the ADS7250 and ADS7850 to achieve their rated specifications.

Typical Applications (continued)

8.2.2.3 Application Curve

Figure 61 shows FFT plot and test results obtained with circuit configuration shown in Figure 60.

Figure 61. FFT Plot and Test Results with ADS8350

9 Power Supply Recommendations

The devices have two separate power supplies: AVDD and DVDD. The ADC operates on AVDD; DVDD is used for the interface circuits. AVDD and DVDD can be independently set to any value within the permissible range.

The AVDD supply voltage value defines the permissible voltage swing on the analog input pins. To avoid saturation of output codes, the external reference voltages V_{REFIN_A} and V_{REFIN_B} should be as shown in Equation 10:

$$2 V \leq V_{\text{REFIN}_x} \leq AVDD / 2$$

(10)

In other words, in order to use the V_{REFIN_x} external reference voltage and use the full dynamic range on the analog input pins, AVDD must be set as shown in Equation 11, Equation 12, and Equation 13:

$AVDD \ge 2 \times V_{REFIN_A}$	(11)
AVDD ≥ 2 × V _{REFIN B}	(12)

 $4.5 \text{ V} \leq \text{AVDD} \leq 5.5 \text{ V}$ (13)

Decouple the AVDD and DVDD pins with the GND pin using individual 10- μ F decoupling capacitors, as shown in Figure 62.

Figure 62. Power-Supply Decoupling

10 Layout

10.1 Layout Guidelines

Figure 63 shows a board layout example for the ADS7250, ADS7850, and ADS8350. Use a ground plane underneath the device and partition the PCB into analog and digital sections. Avoid crossing digital lines with the analog signal path and keep the analog input signals and the reference input signals away from noise sources. As shown in Figure 63, the analog input and reference signals are routed on the left side of the board and the digital connections are routed on the right side of the device.

The power sources to the ADS8350 must be clean and well-bypassed. Use 10-µF ceramic bypass capacitors in close proximity to the analog (AVDD) and digital (DVDD) power-supply pins. Avoid placing vias between the AVDD and DVDD pins and the bypass capacitors. Connect all ground pins to the ground plane using short, low-impedance paths.

The REFIN-A and REFIN-B reference inputs are bypassed with 10- μ F, X7R-grade ceramic capacitors (C_{REF-x}). Although the reference inputs of the device draw little current on average, there are instantaneous dynamic current demands placed on the reference circuitry characteristic of SAR ADCs. Place the reference bypass capacitors as close as possible to the reference REFIN-x pins and connect the bypass capacitors using short, low-inductance connections. Avoid placing vias between the REFIN-x pins and the bypass capacitors. If the reference voltage originates from an op amp, make sure that the op amp can drive the bypass capacitor without oscillation. Small 0.1- Ω to 0.2- Ω resistors (R_{REF-x}) are used in series with the reference bypass capacitors to improve stability.

The fly-wheel RC filters are placed immediately next to the input pins. Among ceramic surface-mount capacitors, COG (NPO) ceramic capacitors provide the best capacitance precision. The type of dielectric used in COG (NPO) ceramic capacitors provides the most stable electrical properties over voltage, frequency, and temperature changes. Figure 63 shows the C_{IN-A} and C_{IN-B} filter capacitors placed across the analog input pins of the device.

10.2 Layout Example

Figure 63. Layout Example

11 器件和文档支持

11.1 文档支持

11.1.1 相关文档

如需相关文档,请参阅:

- *REF50xx* 低噪声、极低温漂、高精度电压基准
- MicroAmplifier 系列 OPAx350 高速单电源轨至轨运算放大器
- OPAx836 极低功耗、轨至轨输出、负轨输入、电压反馈运算放大器
- THS403x 100MHz 低噪声高速放大器

11.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即购买的快速链接。

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
ADS8350	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS7850	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
ADS7250	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

表 3. 相关链接

11.3 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。请单击右上角的提醒我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

TINA, E2E are trademarks of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,也 不会对此文档进行修订。如欲获取此数据表的浏览器版本,请参阅左侧的导航。

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
							(6)				
ADS7250IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	Samples
ADS7250IRTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7250	Samples
ADS7850IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	Samples
ADS7850IRTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7850	Samples
ADS8350IRTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	Samples
ADS8350IRTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	8350	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

www.ti.com

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS7250IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7250IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7850IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS7850IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8350IRTER	WQFN	RTE	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
ADS8350IRTET	WQFN	RTE	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Feb-2018

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ADS7250IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS7250IRTET	WQFN	RTE	16	250	210.0	185.0	35.0
ADS7850IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS7850IRTET	WQFN	RTE	16	250	210.0	185.0	35.0
ADS8350IRTER	WQFN	RTE	16	3000	367.0	367.0	35.0
ADS8350IRTET	WQFN	RTE	16	250	210.0	185.0	35.0

MECHANICAL DATA

- A. All linear almensions are in millimeters. Dimensioning and tolerancing per A B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-leads (QFN) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. Falls within JEDEC MO-220.

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

NOTE: A. All linear dimensions are in millimeters

RTE (S-PWQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司