











DLP230GP

ZHCSI32 - APRIL 2018

# DLP230GP 0.23 qHD S246 数据表

#### 1 特性

- 超紧凑 0.23 英寸 (5.84mm) 对角线微镜阵列
  - 显示器 960 x 540 像素阵列
  - 5.4μm 微镜间距
  - 17° 微镜倾斜(相对于平坦表面)
  - 侧面照明,实现最优的效率和光学引擎尺寸
  - 偏振无关型铝微镜表面
- 8 位 SubLVDS 输入数据总线
- 适用于显示和照明控制的专用 DLPC3432 和 DLPC3472 控制器选项 应用
- 用于确保可靠运行的专用 DLPA2000、DLPA2005 或 DLPA3000 PMIC/LED 驱动器

#### 2 应用

- 显示:
  - 超高移动性,超低功耗 Pico 投影仪
  - 手机、平板电脑和笔记本电脑
  - 智能扬声器
  - 智能家居

#### 3 说明

DLP230GP 数字微镜器件 (DMD) 是一款数控微光机电系统 (MOEMS) 空间照明调制器 (SLM)。与适当的光学系统配合使用时,DLP230GP DMD 可显示非常清晰的高质量图像或视频。DLP230GP 是由 DLP230GP DMD 和 DLPC3432 或 DLPC3472 控制器所组成的芯片组的一部分。DLPA2000/2005/3000 PMIC/LED 驱动器也支持此芯片组。DLP230GP 外形小巧,非常适合重视小尺寸和低功耗的便携设备。紧凑型 DLP230GP DMD 与控制器和 PMIC/LED 驱动器共同组成完整的系统解决方案,实现了小巧外形、低功耗以及高画质显示。

访问 TI DLP<sup>®</sup> Pico<sup>™</sup> 显示技术入门页,了解如何开始 使用 DLP230GP DMD。


DLP230GP 还提供现成的资源,可帮助用户加快设计周期。这些资源包括可直接用于生产环境的光学模块、光学模块制造商和设计公司。

### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)
DLP230GP	FQP (54)	16.8mm × 5.92mm × 3.58mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

#### 简化原理图







_	$\Rightarrow$
_	ملب
_	w

1	特性1		7.4 Device Functional Modes	21
2	应用 1		7.5 Optical Interface and System Image Quality	
3	说明1		Considerations	
4	修订历史记录		7.6 Micromirror Array Temperature Calculation	22
-			7.7 Micromirror Landed-On/Landed-Off Duty Cycle .	23
5	Pin Configuration and Functions	8	Application and Implementation	27
6	Specifications6		8.1 Application Information	27
	6.1 Absolute Maximum Ratings 6		8.2 Typical Application	
	6.2 Storage Conditions 6	9	Power Supply Recommendations	
	6.3 ESD Ratings 7	_	9.1 Power Supply Power-Up Procedure	
	6.4 Recommended Operating Conditions		9.2 Power Supply Power-Down Procedure	
	6.5 Thermal Information		9.3 Power Supply Sequencing Requirements	
	6.6 Electrical Characteristics	10		
	6.7 Timing Requirements	10	10.1 Layout Guidelines	
	6.8 Switching Characteristics		10.2 Layout Example	
	6.9 System Mounting Interface Loads 16	44		
	6.10 Micromirror Array Physical Characteristics 17	11	器件和文档支持	
	6.11 Micromirror Array Optical Characteristics 18		11.1 器件支持	
	6.12 Window Characteristics		11.2 相关链接	
	6.13 Chipset Component Usage Specification 19		11.3 社区资源	
7	Detailed Description		11.4 商标	
	7.1 Overview		11.5 静电放电警告	
	7.2 Functional Block Diagram		11.6 术语表	
	7.3 Feature Description	12	机械、封装和可订购信息	35


# 4 修订历史记录

日期	修订版本	说明
	*	第一版。



5 Pin Configuration and Functions

# FQP Package 54-Pin CLGA Bottom View



#### Pin Functions – Connector Pins<sup>(1)</sup>

DIN			1 2			
PIN		TYPE	SIGNAL	DATA RATE	DESCRIPTION	PACKAGE NET LENGTH <sup>(2)</sup> (mm)
NAME	NO.					LENGTH (IIIII)
DATA INPUTS						
D_N(0)	A2	-	SubLVDS	Double	Data, negative	1.96
D_N(1)	A1	I	SubLVDS	Double	Data, negative	1.42
D_N(2)	C1	I	SubLVDS	Double	Data, negative	1.35
D_N(3)	B4	1	SubLVDS	Double	Data, negative	3.36
D_N(4)	F5	I	SubLVDS	Double	Data, negative	4.29
D_N(5)	D4	I	SubLVDS	Double	Data, negative	3.20
D_N(6)	E1	I	SubLVDS	Double	Data, negative	1.76
D_N(7)	F3	1	SubLVDS	Double	Data, negative	2.66
D_P(0)	А3	1	SubLVDS	Double	Data, positive	1.97
D_P(1)	B1	I	SubLVDS	Double	Data, positive	1.49
D_P(2)	C2	I	SubLVDS	Double	Data, positive	1.44
D_P(3)	A4	I	SubLVDS	Double	Data, positive	3.45
D_P(4)	E5	1	SubLVDS	Double	Data, positive	4.32
D_P(5)	D5	1	SubLVDS	Double	Data, positive	3.27
D_P(6)	E2	I	SubLVDS	Double	Data, positive	1.85
D_P(7)	F2	I	SubLVDS	Double	Data, positive	2.75
DCLK_N	C3	I	SubLVDS	Double	Clock, negative	1.94
DCLK_P	D3	I	SubLVDS	Double	Clock, positive	2.02
CONTROL INPUTS			•	-		
LS_WDATA	A12	I	LPSDR <sup>(1)</sup>	Single	Write data for low speed interface.	2.16

<sup>(1)</sup> Low speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low Power Double Data Rate (LPDDR). See JESD209B.

<sup>(2)</sup> Net trace lengths inside the package: Relative dielectric constant for the FQP ceramic package is 9.8. Propagation speed = 11.8 / sqrt (9.8) = 3.769 in/ns. Propagation delay = 0.265 ns/inch = 265 ps/in = 10.43 ps/mm.



# Pin Functions – Connector Pins<sup>(1)</sup> (continued)

PIN						PACKAGE NET	
NAME	NO.	TYPE	SIGNAL	DATA RATE	DESCRIPTION	LENGTH <sup>(2)</sup> (mm)	
LS_CLK	B12	ı	LPSDR	Single	Clock for low-speed interface.	3.38	
DMD_DEN_ARSTZ	B14	I	LPSDR	Single	Asynchronous reset DMD signal. A	0.67	
DMD_DEN_ARSTZ	F1	1	LPSDR	Single	low signal places the DMD in reset. A high signal releases the DMD from reset and places it in active mode.	14.90	
LS_RDATA	C13	0	LPSDR	Single	Read data for low-speed interface.	2.44	
POWER		1	!	+ -			
V <sub>BIAS</sub> (3)	A15	Power			Supply voltage for positive bias level		
V <sub>BIAS</sub> (3)	A5	Power			at micromirrors.		
V <sub>OFFSET</sub> <sup>(3)</sup>	F13	Power			Supply voltage for HVCMOS core		
V <sub>OFFSET</sub> (3)	F4	Power			logic. Supply voltage for stepped high level at micromirror address electrodes. Supply voltage for offset level at micromirrors.		
V <sub>RESET</sub>	B15	Power			Supply voltage for negative reset level		
V <sub>RESET</sub>	B5	Power			at micromirrors.		
V <sub>DD</sub> <sup>(3)</sup>	C15	Power					
$V_{DD}$	C5	Power					
$V_{DD}$	D14	Power			Supply voltage for LVCMOS core		
$V_{DD}$	D15	Power			logic. Supply voltage for LPSDR		
$V_{DD}$	E14	Power			inputs. Supply voltage for normal high level at		
$V_{DD}$	E15	Power			micromirror address electrodes.		
$V_{DD}$	F14	Power					
$V_{DD}$	F15	Power					
$V_{DDI}$	C14	Power					
$V_{DDI}$	C4	Power			Supply voltage for SubLVDS		
$V_{DDI}$	D13	Power			receivers.		
$V_{DDI}$	E13	Power					
V <sub>SS</sub>	A13	Ground					
V <sub>SS</sub>	A14	Ground					
V <sub>SS</sub>	B13	Ground					
V <sub>SS</sub>	B2	Ground					
V <sub>SS</sub>	В3	Ground					
V <sub>SS</sub>	C12	Ground					
V <sub>SS</sub>	D1	Ground			Common return. Ground for all power.		
V <sub>SS</sub>	D12	Ground			Ground for all power.		
V <sub>SS</sub>	D2	Ground			1		
V <sub>SS</sub>	E12	Ground			1		
V <sub>SS</sub>	E3	Ground			1		
V <sub>SS</sub>	E4	Ground			1		
V <sub>SS</sub>	F12	Ground			1		
			1	1			

<sup>(3)</sup> The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.



# Pin Functions – Test Pads

NUMBER	SYSTEM BOARD		
A6	Do not connect		
A7	Do not connect		
A8	Do not connect		
A9	Do not connect		
A10	Do not connect		
A11 Do not connect			
F6 Do not connect			
F7	Do not connect		
F8	Do not connect		
F9 Do not connect			
F10	Do not connect		
F11	Do not connect		

# TEXAS INSTRUMENTS

#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

see (1)

			MIN	MAX	UNIT
	V <sub>DD</sub>	Supply voltage for LVCMOS core logic (2) Supply voltage for LPSDR low speed interface	-0.5	2.3	V
	V <sub>DDI</sub>	Supply voltage for SubLVDS receivers (2)	-0.5	2.3	V
	V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode <sup>(2)</sup> (3)	-0.5	11	V
Supply voltage	V <sub>BIAS</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	-0.5	19	V
	V <sub>RESET</sub>	Supply voltage for micromirror electrode <sup>(2)</sup>	-15	0.5	V
	V <sub>DDI</sub> -V <sub>DD</sub>	Supply voltage delta (absolute value) (4)		0.3	٧
	V <sub>BIAS</sub> -V <sub>OFFSET</sub>	Supply voltage delta (absolute value) <sup>(5)</sup>		11	٧
	V <sub>BIAS</sub> -V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(6)</sup>		34	٧
Innut voltogo	Input voltage for other inp	outs LPSDR <sup>(2)</sup>	-0.5	$V_{DD} + 0.5$	V
Input voltage	Input voltage for other inp	outs SubLVDS <sup>(2) (7)</sup>	-0.5	$V_{DDI} + 0.5$	٧
Input pipe	V <sub>ID</sub>	SubLVDS input differential voltage (absolute value) (7)		810	mV
Input pins	I <sub>ID</sub>	SubLVDS input differential current		10	mA
Clock	$f_{clock}$	Clock frequency for low speed interface LS_CLK		130	MHz
frequency	$f_{clock}$	Clock frequency for high speed interface DCLK		620	MHz
	T and T	Temperature – operational <sup>(8)</sup>	-20	90	ô
Environmental	T <sub>ARRAY</sub> and T <sub>WINDOW</sub>	Temperature – non-operational <sup>(8)</sup>	-40	90	ŝ
	T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 (9)		30	°C
	T <sub>DP</sub>	Dew Point - operating and non-operating		81	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device is not implied at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure above or below the Recommended Operating Conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the ground terminals (V<sub>SS</sub>). The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (3) V<sub>OFFSET</sub> supply transients must fall within specified voltages.
- (4) Exceeding the recommended allowable absolute voltage difference between V<sub>DDI</sub> and V<sub>DD</sub> may result in excessive current draw.
- (5) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>OFFSET</sub> may result in excessive current draw.
- (6) Exceeding the recommended allowable absolute voltage difference between V<sub>BIAS</sub> and V<sub>RESET</sub> may result in excessive current draw.
- (7) This maximum input voltage rating applies when each input of a differential pair is at the same voltage potential. Sub-LVDS differential inputs must not exceed the specified limit or damage may result to the internal termination resistors.
- (8) The highest temperature of the active array (as calculated by the Micromirror Array Temperature Calculation) or of any point along the window edge is defined in Figure 18. The location of thermal test point TP2 in Figure 18 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (9) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge as shown in Figure 18. The window test point TP2 shown in Figure 18 is intended to result in the worst case delta. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.

#### 6.2 Storage Conditions

Applicable for the DMD as a component or non-operating in a system.

		MIN	MAX	UNIT
$T_{DMD}$	DMD storage temperature	-40	85	°C
T <sub>DP</sub>	Average dew point temperature (non-condensing) (1)		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing) (2)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	months

<sup>(1)</sup> The average over time (including storage and operating) that the device is not in the elevated dew point temperature range.

<sup>(2)</sup> Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>ELR</sub>.



6.3 ESD Ratings

www.ti.com.cn

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### **Recommended Operating Conditions**

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

		MIN	NOM	MAX	UNIT
SUPPLY VOLTAGE	RANGE <sup>(3)</sup>				
$V_{DD}$	Supply voltage for LVCMOS core logic Supply voltage for LPSDR low-speed interface	1.65	1.8	1.95	V
$V_{DDI}$	Supply voltage for SubLVDS receivers	1.65	1.8	1.95	V
V <sub>OFFSET</sub>	Supply voltage for HVCMOS and micromirror electrode (4)	9.5	10	10.5	V
V <sub>BIAS</sub>	Supply voltage for mirror electrode	17.5	18	18.5	V
V <sub>RESET</sub>	Supply voltage for micromirror electrode	-14.5	-14	-13.5	V
V <sub>DDI</sub> -V <sub>DD</sub>	Supply voltage delta (absolute value) <sup>(5)</sup>			0.3	V
V <sub>BIAS</sub> -V <sub>OFFSET</sub>	Supply voltage delta (absolute value) (6)			10.5	V
V <sub>BIAS</sub> -V <sub>RESET</sub>	Supply voltage delta (absolute value) <sup>(7)</sup>			33	V
CLOCK FREQUENC	CY				
$f_{clock}$	Clock frequency for low speed interface LS_CLK <sup>(8)</sup>	108		120	MHz
$f_{ m clock}$	Clock frequency for high speed interface DCLK <sup>(9)</sup>	300		540	MHz
	Duty cycle distortion DCLK	44%		56%	
SUBLVDS INTERFA	ACE <sup>(9)</sup>				
V <sub>ID</sub>	SubLVDS input differential voltage (absolute value). See Figure 8, Figure 9	150	250	350	mV
$V_{CM}$	Common mode voltage. See Figure 8, Figure 9	700	900	1100	mV
V <sub>SUBLVDS</sub>	SubLVDS voltage. See Figure 8, Figure 9	575		1225	mV
Z <sub>LINE</sub>	Line differential impedance (PWB/trace)	90	100	110	Ω
Z <sub>IN</sub>	Internal differential termination resistance. See Figure 10	80	100	120	Ω
	100-Ω differential PCB trace	6.35		152.4	mm

The functional performance of the device specified in this data sheet is achieved when operating the device within the limits defined by the Recommended Operating Conditions. No level of performance is implied when operating the device above or below the Recommended Operating Conditions limits.

- All voltage values are with respect to the ground pins (V<sub>SS</sub>).

- Voffset supply transients must fall within specified max voltages. To prevent excess current, the supply voltage delta  $|V_{DD}| V_{DD}|$  must be less than the specified limit. To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{OFFSET}|$  must be less than the specified limit. To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{RESET}|$  must be less than the specified limit. To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{RESET}|$  must be less than the specified limit. LS\_CLK must run as specified to ensure internal DMD timing for reset waveform commands.

- Refer to the SubLVDS timing requirements in *Timing Requirements*.

The following power supplies are all required to operate the DMD: VDD, VDDI, VOFFSET, VBIAS, and VRESET. All VSS connections are also required.

# TEXAS INSTRUMENTS

#### **Recommended Operating Conditions (continued)**

Over operating free-air temperature range (unless otherwise noted)(1) (2)

		MIN	NOM MAX	UNIT
ENVIRONMENT	AL			
T <sub>ARRAY</sub>	Array Temperature – long-term operational (10) (11) (12) (13)	0	40 to 70 <sup>(12)</sup>	°C
	Array Temperature – short-term operational, 25 hr max <sup>(11)</sup> (14)	-20	-10	°C
	Array Temperature – short-term operational, 500 hr max <sup>(11)</sup> (14)	-10	0	°C
	Array Temperature – short-term operational, 500 hr max <sup>(11)</sup> (14)	70	75	°C
T <sub>WINDOW</sub>	Window Temperature – operational (15) (16)		90	°C
T <sub>DELTA</sub>	Absolute temperature delta between any point on the window edge and the ceramic test point TP1 <sup>(17)</sup>		25	°C
T <sub>DP-AVG</sub>	Average dew point temperature (non-condensing) (18)		24	°C
T <sub>DP-ELR</sub>	Elevated dew point temperature range (non-condensing)	28	36	°C
CT <sub>ELR</sub>	Cumulative time in elevated dew point temperature range		6	months
ILL <sub>UV</sub>	Illumination wavelengths < 420 nm <sup>(10)</sup>		0.68	mW/cm <sup>2</sup>
ILL <sub>VIS</sub>	Illumination wavelengths between 420 nm and 700 nm		Thermally Limited	
ILL <sub>IR</sub>	Illumination wavelengths > 700 nm		10	mW/cm <sup>2</sup>
$ILL_{\theta}$	Illumination marginal ray angle (15)		55	degrees

- (10) Simultaneous exposure of the DMD to the maximum *Recommended Operating Conditions* for temperature and UV illumination will reduce device lifetime.
- (11) The array temperature cannot be measured directly and must be computed analytically from the temperature measured at test point 1 (TP1) shown in Figure 18 and the package thermal resistance using *Micromirror Array Temperature Calculation*.
- (12) Per Figure 1, the maximum operational array temperature should be derated based on the micromirror landed duty cycle that the DMD experiences in the end application. Refer to *Micromirror Landed-On/Landed-Off Duty Cycle* for a definition of micromirror landed duty cycle.
- (13) Long-term is defined as the usable life of the device.
- (14) Short-term is the total cumulative time over the useful life of the device.
- (15) The maximum marginal ray angle of the incoming illumination light at any point in the micromirror array, including at the pond of micromirrors (POM), should not exceed 55 degrees from the normal to the device array plane. The device window aperture has not necessarily been designed to allow incoming light at higher maximum angles to pass to the micromirrors, and the device performance has not been tested nor qualified at angles exceeding this. Illumination light exceeding this angle outside the micromirror array (including POM) will contribute to thermal limitations described in this document and may negatively affect lifetime.
- (16) Window temperature is the highest temperature on the window edge shown in Figure 18. The location of thermal test point TP2 in Figure 18 is intended to measure the highest window edge temperature. If a particular application causes another point on the window edge to be at a higher temperature, that point should be used.
- (17) Temperature delta is the highest difference between the ceramic test point 1 (TP1) and anywhere on the window edge shown in Figure 18. The window test point TP2 shown in Figure 18 is intended to result in the worst case delta temperature. If a particular application causes another point on the window edge to result in a larger delta temperature, that point should be used.
- (18) The average over time (including storage and operating) that the device is not in the 'elevated dew point temperature range'.
- (19) Exposure to dew point temperatures in the elevated range during storage and operation should be limited to less than a total cumulative time of CT<sub>FLR</sub>.






Figure 1. Maximum Recommended Array Temperature – Derating Curve

ZHCSI32 – APRIL 2018 www.ti.com.cn

#### TEXAS INSTRUMENTS

#### 6.5 Thermal Information

		DLP230GP	
	THERMAL METRIC <sup>(1)</sup>	FQP (CLGA)	UNIT
		54 PINS	
Thermal resistance	Active area to test point 1 (TP1) <sup>(1)</sup>	9.0	°C/W

(1) The DMD is designed to conduct absorbed and dissipated heat to the back of the package. The cooling system must be capable of maintaining the package within the temperature range specified in the Recommended Operating Conditions. The total heat load on the DMD is largely driven by the incident light absorbed by the active area, although other contributions include light energy absorbed by the window aperture and electrical power dissipated by the array. Optical systems should be designed to minimize the light energy falling outside the window clear aperture since any additional thermal load in this area can significantly degrade the reliability of the device.

#### 6.6 Electrical Characteristics

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP	MAX	UNIT
CURRENT	Г					
	(3) (4)	V <sub>DD</sub> = 1.95 V			50	1
I <sub>DD</sub>	Supply current: V <sub>DD</sub> <sup>(3)</sup> (4)	V <sub>DD</sub> = 1.8 V		39		mA
	Supply current: V <sub>DDI</sub> <sup>(3)</sup> (4)	V <sub>DDI</sub> = 1.95 V			10	A
I <sub>DDI</sub>	Supply current: V <sub>DDI</sub> (7)	V <sub>DD</sub> = 1.8 V		9		mA
	Supply current: V <sub>OFFSET</sub> (5) (6)	V <sub>OFFSET</sub> = 10.5 V			1.1	A
OFFSET	Supply current: VOFFSET	V <sub>OFFSET</sub> = 10 V		1		mA
	Supply ourrents V (5) (6)	V <sub>BIAS</sub> = 18.5 V			0.2	A
I <sub>BIAS</sub>	Supply current: V <sub>BIAS</sub> (5) (6)	V <sub>BIAS</sub> = 18 V		0.18		mA
	Supply ourrent: V (6)	V <sub>RESET</sub> = −14.5 V			-0.9	m ^
I <sub>RESET</sub>	Supply current: V <sub>RESET</sub> (6)	V <sub>RESET</sub> = −14 V		-0.88		mA
POWER <sup>(7)</sup>	)					
Б	Supply power dissipation: V (3) (4)	V <sub>DD</sub> = 1.95 V			97.5	~^\^/
P <sub>DD</sub>	Supply power dissipation: V <sub>DD</sub> <sup>(3)</sup> (4)	V <sub>DD</sub> = 1.8 V		70.2		mW
D	Complete a constitution of the constitution (3) (4)	V <sub>DDI</sub> = 1.95 V			19.5	mW
$P_{DDI}$	Supply power dissipation: V <sub>DDI</sub> <sup>(3)</sup> (4)	V <sub>DD</sub> = 1.8 V		16.2		IIIVV
D	Supply power dissipation: V <sub>OFFSET</sub> (5)	V <sub>OFFSET</sub> = 10.5 V			11.55	mW
P <sub>OFFSET</sub>	(6)	V <sub>OFFSET</sub> = 10 V		10		IIIVV
D	Supply power dissipation: V <sub>BIAS</sub> (5) (6)	V <sub>BIAS</sub> = 18.5 V			3.7	mW
P <sub>BIAS</sub>	Supply power dissipation. VBIAS	V <sub>BIAS</sub> = 18 V		3.24		IIIVV
D	Supply power dissipation: V <sub>RESET</sub> (6)	$V_{RESET} = -14.5 \text{ V}$			13.05	mW
P <sub>RESET</sub>	Supply power dissipation. VRESET	$V_{RESET} = -14 \text{ V}$		12.32		IIIVV
P <sub>TOTAL</sub>	Supply power dissipation: Total			111.96	145.30	mW
LPSDR IN	PUT <sup>(8)</sup>					
$V_{IH(DC)}$	DC input high voltage (9)		$0.7 \times V_{DD}$		$V_{DD} + 0.3$	V
$V_{IL(DC)}$	DC input low voltage (9)		-0.3		$0.3 \times V_{DD}$	V
V <sub>IH(AC)</sub>	AC input high voltage (9)		$0.8 \times V_{DD}$		$V_{DD} + 0.3$	V
V <sub>IL(AC)</sub>	AC input low voltage (9)		-0.3		0.2 × V <sub>DD</sub>	V
$\Delta V_{T}$	Hysteresis ( V <sub>T+</sub> – V <sub>T-</sub> )	Figure 10	0.1 × V <sub>DD</sub>		$0.4 \times V_{DD}$	V

- (1) Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.
- (2) All voltage values are with respect to the ground pins  $(V_{SS})$ .
- (3) To prevent excess current, the supply voltage delta  $|V_{DDI} V_{DD}|$  must be less than the specified limit.
- (4) Supply power dissipation based on non–compressed commands and data.
- 5) To prevent excess current, the supply voltage delta |VBIAS VOFFSET| must be less than the specified limit.
- (6) Supply power dissipation based on 3 global resets in 200 μs.
- (7) The following power supplies are all required to operate the DMD: V<sub>DD</sub>, V<sub>DDI</sub>, V<sub>OFFSET</sub>, V<sub>BIAS</sub>, V<sub>RESET</sub>. All V<sub>SS</sub> connections are also required.
- (8) LPSDR specifications are for pins LS\_CLK and LS\_WDATA.
- (9) Low-speed interface is LPSDR and adheres to the Electrical Characteristics and AC/DC Operating Conditions table in JEDEC Standard No. 209B, Low-Power Double Data Rate (LPDDR) JESD209B.



## **Electrical Characteristics (continued)**

Over operating free-air temperature range (unless otherwise noted)(1)

-	PARAMETER	TEST CONDITIONS <sup>(2)</sup>	MIN	TYP N	IAX	UNIT
I <sub>IL</sub>	Low-level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 0 V	-100			nA
I <sub>IH</sub>	High-level input current	V <sub>DD</sub> = 1.95 V; V <sub>I</sub> = 1.95 V			100	nA
LPSDR O	UTPUT <sup>(10)</sup>		ı			
V <sub>OH</sub>	DC output high voltage	I <sub>OH</sub> = −2 mA	$0.8 \times V_{DD}$			V
V <sub>OL</sub>	DC output low voltage	I <sub>OL</sub> = 2 mA		0.2 ×	$V_{DD}$	V
CAPACIT	ANCE					
0	Input capacitance LPSDR	f = 1  MHz			10	pF
C <sub>IN</sub>	Input capacitance SubLVDS	f = 1  MHz			20	pF
C <sub>OUT</sub>	Output capacitance	f = 1  MHz			10	pF
C <sub>RESET</sub>	Reset group capacitance	f = 1  MHz; (540 × 120) micromirrors	90		150	pF

<sup>(10)</sup> LPSDR specification is for pin LS\_RDATA.

### 6.7 Timing Requirements

Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.


			MIN	NOM	MAX	UNIT
LPSDR		-				
t <sub>r</sub>	Rise slew rate <sup>(1)</sup>	(30% to 80%) x V <sub>DD</sub> , Figure 3	1		3	V/ns
t <sub>f</sub>	Fall slew rate <sup>(1)</sup>	(70% to 20%) × V <sub>DD</sub> , Figure 3	1		3	V/ns
t <sub>r</sub>	Rise slew rate <sup>(2)</sup>	(20% to 80%) x V <sub>DD</sub> , Figure 3	0.25			V/ns
$t_f$	Fall slew rate <sup>(2)</sup>	(80% to 20%) × V <sub>DD</sub> , Figure 3	0.25			V/ns
t <sub>c</sub>	Cycle time LS_CLK	Figure 2	7.7	8.3		ns
t <sub>W(H)</sub>	Pulse duration LS_CLK high	50% to 50% reference points, Figure 2	3.1			ns
t <sub>W(L)</sub>	Pulse duration LS_CLK low	50% to 50% reference points, Figure 2	3.1			ns
t <sub>su</sub>	Setup time	LS_WDATA valid before LS_CLK ↑, Figure 2	1.5			ns
t <sub>h</sub>	Hold time	LS_WDATA valid after LS_CLK ↑, Figure 2	1.5			ns
t <sub>WINDOW</sub>	Window time <sup>(1) (3)</sup>	Setup time + hold time, Figure 2	3			ns
<sup>t</sup> DERATING	Window time derating <sup>(1)</sup> (3)	For each 0.25 V/ns reduction in slew rate below 1 V/ns, Figure 5		0.35		ns
SubLVDS						
t <sub>r</sub>	Rise slew rate	20% to 80% reference points, Figure 4	0.7	1		V/ns
$t_f$	Fall slew rate	80% to 20% reference points, Figure 4	0.7	1		V/ns
t <sub>c</sub>	Cycle time DCLK	Figure 6	1.79	1.85		ns
t <sub>W(H)</sub>	Pulse duration DCLK high	50% to 50% reference points, Figure 6	0.79			ns
$t_{W(L)}$	Pulse duration DCLK low	50% to 50% reference points, Figure 6	0.79			ns
t <sub>su</sub>	Setup time	D(0:7) valid before DCLK ↑ or DCLK ↓, Figure 6				
t <sub>h</sub>	Hold time	D(0:7) valid after DCLK ↑ or DCLK ↓, Figure 6				
t <sub>WINDOW</sub>	Window time	Setup time + hold time, Figure 6, Figure 7			0.3	ns
t <sub>LVDS</sub> - ENABLE+REFGEN	Power-up receiver <sup>(4)</sup>				2000	ns

Specification is for LS\_CLK and LS\_WDATA pins. Refer to LPSDR input rise slew rate and fall slew rate in Figure 3. Specification is for DMD\_DEN\_ARSTZ pin. Refer to LPSDR input rise and fall slew rate in Figure 3.

Window time derating example: 0.5-V/ns slew rate increases the window time by 0.7 ns, from 3 to 3.7 ns. Specification is for SubLVDS receiver time only and does not take into account commanding and latency after commanding.

ZHCSI32 – APRIL 2018 www.ti.com.cn





Low-speed interface is LPSDR and adheres to the *Electrical Characteristics* and AC/DC Operating Conditions table in JEDEC Standard No. 209B, *Low Power Double Data Rate (LPDDR)* JESD209B.

Figure 2. LPSDR Switching Parameters




Figure 3. LPSDR Input Rise and Fall Slew Rate

Not to Scale





Figure 4. SubLVDS Input Rise and Fall Slew Rate








Figure 5. Window Time Derating Concept





Figure 6. SubLVDS Switching Parameters

ZHCSI32 – APRIL 2018 www.ti.com.cn





Note: Refer to High-Speed Interface for details.

Figure 7. High-Speed Training Scan Window




Figure 8. SubLVDS Voltage Parameters




Figure 9. SubLVDS Waveform Parameters




Figure 10. SubLVDS Equivalent Input Circuit



www.ti.com.cn ZHCSl32 – APRIL 2018




Figure 11. LPSDR Input Hysteresis





Figure 12. LPSDR Read Out

## **Data Sheet Timing Reference Point**



See *Timing* for more information.

Figure 13. Test Load Circuit for Output Propagation Measurement

# 6.8 Switching Characteristics(1)

Over operating free-air temperature range (unless otherwise noted).

	<u>.                                      </u>					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Output propagation, clock to Q, rising		C <sub>L</sub> = 5 pF			11.1	ns
$t_{PD}$		C <sub>L</sub> = 10 pF			11.3	ns
		C <sub>L</sub> = 85 pF			15	ns
	Slew rate, LS_RDATA		0.5			V/ns
	Output duty cycle distortion, LS_RDATA		40%		60%	

<sup>(1)</sup> Device electrical characteristics are over Recommended Operating Conditions unless otherwise noted.

ZHCSI32 – APRIL 2018 www.ti.com.cn

# TEXAS INSTRUMENTS

# 6.9 System Mounting Interface Loads

	PARAMETER		NOM	MAX	UNIT
Maximum system mounting interface load to be applied to the:			•		
•	Thermal interface area (1)			45	N
•	Clamping and electrical interface area (1)			100	N

(1) Uniformly distributed within area shown in Figure 14.




Figure 14. System Interface Loads



## 6.10 Micromirror Array Physical Characteristics

	PARAMETER			UNIT
	Number of active columns	See Figure 15	960	micromirrors
	Number of active rows	See Figure 15	540	micromirrors
3	Micromirror (pixel) pitch	See Figure 16	5.4	μm
	Micromirror active array width	Micromirror pitch × number of active columns; see Figure 15	5.184	mm
	Micromirror active array height	Micromirror pitch × number of active rows; see Figure 15	2.916	mm
	Micromirror active border	Pond of micromirror (POM) <sup>(1)</sup>	20	micromirrors/side

<sup>(1)</sup> The structure and qualities of the border around the active array include a band of partially functional micromirrors called the POM. These micromirrors are structurally or electrically prevented from tilting toward the bright or ON state, but still require an electrical bias to tilt toward OFF.




Figure 15. Micromirror Array Physical Characteristics




Figure 16. Mirror (Pixel) Pitch

# TEXAS INSTRUMENTS

#### 6.11 Micromirror Array Optical Characteristics

PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
Micromirror tilt angle	DMD landed state <sup>(1)</sup>		17		degree
Micromirror tilt angle tolerance <sup>(2)</sup> (3) (4) (5)		-1.4		1.4	degree
Micromirror tilt direction <sup>(6)</sup> (7)	Landed ON state		180		-1
Micromirror tilt direction (**)	Landed OFF state		270		degree
Micromirror crossover time <sup>(8)</sup>	Typical performance		1	3	
Micromirror switching time (9)	Typical performance	10			μs
Number of out-of-specification	Adjacent micromirrors			0	mioromirroro
Number of out-of-specification micromirrors (10)	Non-adjacent micromirrors			10	micromirrors

- (1) Measured relative to the plane formed by the overall micromirror array.
- (2) Additional variation exists between the micromirror array and the package datums.
- (3) Represents the landed tilt angle variation relative to the nominal landed tilt angle.
- (4) Represents the variation that can occur between any two individual micromirrors, located on the same device or located on different devices.
- (5) For some applications, it is critical to account for the micromirror tilt angle variation in the overall system optical design. With some system optical designs, the micromirror tilt angle variation within a device may result in perceivable non-uniformities in the light field reflected from the micromirror array. With some system optical designs, the micromirror tilt angle variation between devices may result in colorimetry variations, system efficiency variations, or system contrast variations.
   (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of
- (6) When the micromirror array is landed (not parked), the tilt direction of each individual micromirror is dictated by the binary contents of the CMOS memory cell associated with each individual micromirror. A binary value of 1 results in a micromirror landing in the ON state direction. A binary value of 0 results in a micromirror landing in the OFF state direction.
- (7) Micromirror tilt direction is measured as in a typical polar coordinate system: Measuring counter-clockwise from a 0° reference which is aligned with the +X Cartesian axis.
- (8) The time required for a micromirror to nominally transition from one landed state to the opposite landed state.
- (9) The minimum time between successive transitions of a micromirror.
- (10) An out-of-specification micromirror is defined as a micromirror that is unable to transition between the two landed states within the specified micromirror switching time.




Figure 17. Landed Pixel Orientation and Tilt



#### 6.12 Window Characteristics

PARAMETER <sup>(1)</sup>			NOM	MAX	UNIT
Window material designation			Corning Eagle XG		
Window refractive index	At wavelength 546.1 nm		1.5119		
Window aperture <sup>(2)</sup>				See (2)	
Illumination overfill (3)				See (3)	
Window transmittance, single-pass	Minimum within the wavelength range 420 to 680 nm. Applies to all angles 0° to 30° AOI.	97%			
through both surfaces and glass	Average over the wavelength range 420 to 680 nm. Applies to all angles 30° to 45° AOI.	97%			

- (1) See Optical Interface and System Image Quality Considerations for more information.
- (2) See the package mechanical characteristics for details regarding the size and location of the window aperture.
- (3) The active area of the DLP230GP device is surrounded by an aperture on the inside of the DMD window surface that masks structures of the DMD device assembly from normal view. The aperture is sized to anticipate several optical conditions. Overfill light illuminating the area outside the active array can scatter and create adverse effects to the performance of an end application using the DMD. The illumination optical system should be designed to limit light flux incident outside the active array to less than 10% of the average flux level in the active area. Depending on the particular system's optical architecture and assembly tolerances, the amount of overfill light on the outside of the active array may cause system performance degradation.

#### 6.13 Chipset Component Usage Specification

#### **NOTE**

TI assumes no responsibility for image quality artifacts or DMD failures caused by optical system operating conditions exceeding limits described previously.

The DLP230GP is a component of one or more DLP<sup>®</sup> chipsets. Reliable function and operation of the DLP230GP requires that it be used in conjunction with the other components of the applicable DLP chipset, including those components that contain or implement TI DMD control technology. TI DMD control technology consists of the TI technology and devices used for operating or controlling a DLP DMD.

# TEXAS INSTRUMENTS


#### 7 Detailed Description

#### 7.1 Overview

The DLP230GP is a 0.23-inch diagonal spatial light modulator of aluminum micromirrors. Pixel array size is 960 columns by 540 rows in a square grid pixel arrangement. The electrical interface is sub low voltage differential signaling (SubLVDS) data.

The DLP230GP is part of the chipset comprised of the DLP230GP DMD, the DLPC3432ZVB display controller, and the DLPA2000/2005/3000 PMIC/LED driver. To ensure reliable operation, the DLP230GP DMD must always be used with the DLPC3432ZVB display controller and the DLPA2000/2005/3000 PMIC/LED drivers.

#### 7.2 Functional Block Diagram



(1) Details omitted for clarity.



## 7.3 Feature Description

#### 7.3.1 Power Interface

The power management IC DLPA2000/2005/3000 contains three regulated DC supplies for the DMD reset circuitry:  $V_{BIAS}$ ,  $V_{RESET}$  and  $V_{OFFSET}$ , as well as the two regulated DC supplies for the DLPC3432ZVB controller.

#### 7.3.2 Low-Speed Interface

The low speed interface handles instructions that configure the DMD and control reset operation. LS\_CLK is the low-speed clock, and LS\_WDATA is the low speed data input.

#### 7.3.3 High-Speed Interface

The purpose of the high-speed interface is to transfer pixel data rapidly and efficiently, making use of high speed DDR transfer and compression techniques to save power and time. The high-speed interface is composed of differential SubLVDS receivers for inputs with a dedicated clock.

#### **7.3.4 Timing**

The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmission line effects must be taken into account. Figure 13 shows an equivalent test load circuit for the output under test. Timing reference loads are not intended as a precise representation of any particular system environment or depiction of the actual load presented by a production test. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving.

#### 7.4 Device Functional Modes

DMD functional modes are controlled by the DLPC3432ZVB controller. See the DLPC3432ZVB controller data sheet or contact a TI applications engineer.

#### 7.5 Optical Interface and System Image Quality Considerations

TI assumes no responsibility for end-equipment optical performance. Achieving the desired end-equipment optical performance involves making trade-offs between numerous component and system design parameters. Optimizing system optical performance and image quality strongly relate to optical system design parameter trades. Although it is not possible to anticipate every conceivable application, projector image quality and optical performance is contingent on compliance to the optical system operating conditions described in the following sections.

#### 7.5.1 Numerical Aperture and Stray Light Control

The angle defined by the numerical aperture of the illumination and projection optics at the DMD optical area should be the same. This angle should not exceed the nominal device mirror tilt angle unless appropriate apertures are added in the illumination and/or projection pupils to block out flat-state and stray light from the projection lens. The mirror tilt angle defines DMD capability to separate the ON optical path from any other light path, including undesirable flat-state specular reflections from the DMD window, DMD border structures, or other system surfaces near the DMD such as prism or lens surfaces. If the numerical aperture exceeds the mirror tilt angle, or if the projection numerical aperture angle is more than two degrees larger than the illumination numerical aperture angle, objectionable artifacts in the display's border and/or active area could occur.

#### 7.5.2 Pupil Match

TI's optical and image quality specifications assume that the exit pupil of the illumination optics is nominally centered within 2° of the entrance pupil of the projection optics. Misalignment of pupils can create objectionable artifacts in the display's border and/or active area, which may require additional system apertures to control, especially if the numerical aperture of the system exceeds the pixel tilt angle.

# TEXAS INSTRUMENTS

### Optical Interface and System Image Quality Considerations (continued)

#### 7.5.3 Illumination Overfill

The active area of the device is surrounded by an aperture on the inside DMD window surface that masks structures of the DMD chip assembly from normal view and is sized to anticipate several optical operating conditions. Overfill light illuminating the window aperture can create artifacts from the edge of the window aperture opening and other surface anomalies that may be visible on the screen. The illumination optical system should be designed to limit light flux incident anywhere on the window aperture from exceeding approximately 10% of the average flux level in the active area. Depending on the particular system's optical architecture, overfill light may have to be further reduced below the suggested 10% level in order to be acceptable.

#### 7.6 Micromirror Array Temperature Calculation




Figure 18. DMD Thermal Test Points

Micromirror array temperature cannot be measured directly, therefore it must be computed analytically from measurement points on the outside of the package, the package thermal resistance, the electrical power, and the illumination heat load. The relationship between array temperature and the reference ceramic temperature (thermal test point TP1 in Figure 18) is provided by the following equations:

$$\begin{split} T_{ARRAY} &= T_{CERAMIC} + (Q_{ARRAY} \times R_{ARRAY-TO-CERAMIC}) \\ Q_{ARRAY} &= Q_{ELECTRICAL} + Q_{ILLUMINATION} \\ Q_{ILLUMINATION} &= (C_{L2W} \times SL) \\ where \end{split}$$



ZHCSI32 - APRIL 2018 www.ti.com.cn

#### **Micromirror Array Temperature Calculation (continued)**

- T<sub>ARRAY</sub> = Computed DMD array temperature (°C)
- T<sub>CERAMIC</sub> = Measured ceramic temperature (°C), TP1 location in Figure 18
- R<sub>ARRAY-TO-CERAMIC</sub> = Thermal resistance from array to TP1 on ceramic (°C/W) specified in *Thermal Information*
- Q<sub>ARRAY</sub> = Total (electrical + absorbed) DMD power on array (W)
- Q<sub>ELECTRICAL</sub> = Nominal DMD electrical power dissipation (W)
- C<sub>L2W</sub> = Conversion constant for screen lumens to absorbed optical power on the DMD (W/lm) specified below
- SL = Measured ANSI screen lumens (lm)

Electrical power dissipation of the DMD is variable and depends on the voltages, data rates, and operating frequencies. Nominal electrical power dissipation to use when calculating array temperature is 0.23 W. Absorbed optical power from the illumination source is variable and depends on the operating state of the micromirrors and the intensity of the light source. Equations shown above are valid for a 1-chip DMD system with total projection efficiency through the projection lens from DMD to the screen of 87%.

The conversion constant C<sub>I 2W</sub> is based on the DMD micromirror array characteristics. It assumes a spectral efficiency of 300 lm/W for the projected light and illumination distribution of 83.7% on the DMD active array, and 16.3% on the DMD array border and window aperture. The conversion constant is calculated to be 0.00266

Sample calculations for typical projection application:

 $T_{CERAMIC} = 55^{\circ}C$  (measured)

SL = 200 lm (measured)

 $Q_{ELECTRICAL} = 0.23 W$ 

 $C_{1.2W} = 0.00266 \text{ W/lm}$ 

 $Q_{ARRAY} = 0.23 \text{ W} + (0.00266 \text{ W/lm} \times 200 \text{ lm}) = 0.762 \text{ W}$ 

 $T_{ARRAY} = 55^{\circ}C + (0.762 \text{ W} \times 9^{\circ}C/\text{W}) = 61.86^{\circ}C$ 

#### 7.7 Micromirror Landed-On/Landed-Off Duty Cycle

#### 7.7.1 Definition of Micromirror Landed-On/Landed-Off Duty Cycle

The micromirror landed-on/landed-off duty cycle (landed duty cycle) denotes the amount of time (as a percentage) that an individual micromirror is landed in the ON state versus the amount of time the same micromirror is landed in the OFF state.

As an example, a landed duty cycle of 100/0 indicates that the referenced pixel is in the ON state 100% of the time (and in the OFF state 0% of the time), whereas 0/100 would indicate that the pixel is in the OFF state 100% of the time. Likewise, 50/50 indicates that the pixel is ON 50% of the time and OFF 50% of the time.

Note that when assessing landed duty cycle, the time spent switching from one state (ON or OFF) to the other state (OFF or ON) is considered negligible and is thus ignored.

Since a micromirror can only be landed in one state or the other (ON or OFF), the two numbers (percentages) always add to 100.

#### 7.7.2 Landed Duty Cycle and Useful Life of the DMD

Knowing the long-term average landed duty cycle (of the end product or application) is important because subjecting all (or a portion) of the DMD's micromirror array (also called the active array) to an asymmetric landed duty cycle for a prolonged period of time can reduce the DMD's usable life.

Note that it is the symmetry/asymmetry of the landed duty cycle that is of relevance. The symmetry of the landed duty cycle is determined by how close the two numbers (percentages) are to being equal. For example, a landed duty cycle of 50/50 is perfectly symmetrical whereas a landed duty cycle of 100/0 or 0/100 is perfectly asymmetrical.

# TEXAS INSTRUMENTS

#### Micromirror Landed-On/Landed-Off Duty Cycle (continued)

#### 7.7.3 Landed Duty Cycle and Operational DMD Temperature

Operational DMD temperature and landed duty cycle interact to affect the DMD's usable life, and this interaction can be exploited to reduce the impact that an asymmetrical landed duty cycle has on the DMD's usable life. This is quantified in the de-rating curve shown in Figure 1. The importance of this curve is that:

- All points along this curve represent the same usable life.
- All points above this curve represent lower usable life (and the further away from the curve, the lower the usable life).
- All points below this curve represent higher usable life (and the further away from the curve, the higher the
  usable life).

In practice, this curve specifies the maximum operating DMD temperature that the DMD should be operated at for a given long-term average landed duty cycle.

#### 7.7.4 Estimating the Long-Term Average Landed Duty Cycle of a Product or Application

During a given period of time, the landed duty cycle of a given pixel follows from the image content being displayed by that pixel.

For example, in the simplest case, when displaying pure-white on a given pixel for a given time period, that pixel will experience a 100/0 landed duty cycle during that time period. Likewise, when displaying pure-black, the pixel will experience a 0/100 landed duty cycle.

Between the two extremes (ignoring for the moment color and any image processing that may be applied to an incoming image), the landed duty cycle tracks one-to-one with the gray scale value, as shown in Table 1.

Table 1. Grayscale Value and Landed Duty Cycle

	• •
Grayscale Value	Landed Duty Cycle
0%	0/100
10%	10/90
20%	20/80
30%	30/70
40%	40/60
50%	50/50
60%	60/40
70%	70/30
80%	80/20
90%	90/10
100%	100/0

Accounting for color rendition (but still ignoring image processing) requires knowing both the color intensity (from 0% to 100%) for each constituent primary color (red, green, and/or blue) for the given pixel as well as the color cycle time for each primary color, where "color cycle time" is the total percentage of the frame time that a given primary must be displayed in order to achieve the desired white point.

During a given period of time, the landed duty cycle of a given pixel can be calculated as follows:

 $\label{lambda} \mbox{Landed Duty Cycle} = (\mbox{Red\_Cycle\_\%} \times \mbox{Red\_Scale\_Value}) + (\mbox{Green\_Cycle\_\%} \times \mbox{Green\_Scale\_Value}) + (\mbox{Blue\_Cycle\_\%} \times \mbox{Blue\_Scale\_Value})$ 

where

Red\_Cycle\_%, Green\_Cycle\_%, and Blue\_Cycle\_% represent the percentage of the frame time that red, green, and blue are displayed (respectively) to achieve the desired white point. (1)

For example, assuming that the red, green and blue color cycle times are 50%, 20%, and 30% respectively (in order to achieve the desired white point), then the landed duty cycle for various combinations of red, green, blue color intensities would be as shown in Table 2.



ZHCSI32 - APRIL 2018 www.ti.com.cn

Table 2. Example Landed Duty Cycle for Full-Color Pixels

Red Cycle	Green Cycle	Blue Cycle
Percentage	Percentage	Percentage
50%	20%	30%

Red Scale Value	Green Scale Value	Blue Scale Value	Landed Duty Cycle
0%	0%	0%	0/100
100%	0%	0%	50/50
0%	100%	0%	20/80
0%	0%	100%	30/70
12%	0%	0%	6/94
0%	35%	0%	7/93
0%	0%	60%	18/82
100%	100%	0%	70/30
0%	100%	100%	50/50
100%	0%	100%	80/20
12%	35%	0%	13/87
0%	35%	60%	25/75
12%	0%	60%	24/76
100%	100%	100%	100/0

The last factor to account for in estimating the landed duty cycle is any applied image processing. Within the DLP controller DLPC3432ZVB, the two functions which affect the landed duty cycle are gamma and IntelliBright™.

Gamma is a power function of the form  $Output\_Level = A \times Input\_Level^{Gamma}$ , where A is a scaling factor that is typically set to 1.

In the DLPC3432ZVB controller, gamma is applied to the incoming image data on a pixel-by-pixel basis. A typical gamma factor is 2.2, which transforms the incoming data as shown in Figure 19.




Figure 19. Example of Gamma = 2.2

25



From Figure 19, if the gray scale value of a given input pixel is 40% (before gamma is applied), then gray scale value will be 13% after gamma is applied. Therefore, it can be seen that since gamma has a direct impact displayed gray scale level of a pixel, it also has a direct impact on the landed duty cycle of a pixel.

The IntelliBright algorithm's content adaptive illumination control (CAIC) and local area brightness boost (LABB) also apply transform functions on the gray scale level of each pixel.

But while the amount of gamma applied to every pixel of every frame is constant (the exponent, gamma, is constant), CAIC and LABB are both adaptive functions that can apply different amounts of either boost or compression to every pixel of every frame.

Consideration must also be given to any image processing which occurs before the DLPC3432ZVB controller.



8 Application and Implementation

#### NOTE

Information in the following application sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The DMDs are spatial light modulators which reflect incoming light from an illumination source to one of two directions, with the primary direction being into a projection or collection optic. Each application is derived primarily from the optical architecture of the system and the format of the data coming into the DLPC3432/3472 controller. The new high tilt pixel in the side-illuminated DMD increases brightness performance and enables a smaller system footprint for thickness-constrained applications. Applications of interest include projection technology embedded in display devices like ultra low-power battery operated mobile accessory projectors, phones, tablets, ultra mobile low end Smart TVs, and virtual assistants.

DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005/3000. Refer to *Power Supply Recommendations* for power-up and power-down specifications. To ensure reliable operation, the DLP230GP DMD must always be used with the DLPC3432/3472 display controller and a DLPA2000/2005/3000 PMIC/LED driver.

ZHCSI32 – APRIL 2018 www.ti.com.cn

# TEXAS INSTRUMENTS

#### 8.2 Typical Application

A common application when using a DLP230GP DMD and a DLPC3432/3472 is for creating a pico projector that can be used as an accessory to a smartphone, tablet, or a laptop. The DLPC3432/3472 in the pico projector receives images from a multimedia front end within the product as shown in Figure 20.




Figure 20. Typical Application Diagram

#### 8.2.1 Design Requirements

A pico projector is created by using a DLP chipset comprised of a DLP230GP DMD, a DLPC3432/3472 controller, and a DLPA2000/2005/3000 PMIC/LED driver. The DLPC3432/3472 controller performs the digital image processing, the DLPA2000/2005/3000 provides the needed analog functions for the projector, and the DLP230GP DMD is the display device for producing the projected image.

In addition to the three DLP chips in the chipset, other chips are needed. At a minimum a flash part is needed to store the DLPC3432/3472 controller software.

The illumination light that is applied to the DMD is typically from red, green, and blue LEDs. These are often contained in three separate packages, but sometimes more than one color of LED die may be in the same package to reduce the overall size of the pico projector.

The DLPC3432/3472 controller receives image data from the multimedia front end over a 24-bit parallel interface. An  $I^2C$  interface should be connected from the multimedia front end for sending commands to the DLPC3432/3472 controller for configuring the chipset for different features.

#### 8.2.2 Detailed Design Procedure

For connecting together the DLPC3432/3472 controller, the DLPA2000/2005/3000, and the DLP230GP DMD, see the reference design schematic. When a circuit board layout is created from this schematic a very small circuit board is possible. An example small board layout is included in the reference design data base. Layout guidelines should be followed to achieve a reliable projector.

The optical engine that has the LED packages and the DMD mounted to it is typically supplied by an optical OEM who specializes in designing optics for DLP projectors.



## **Typical Application (continued)**

### 8.2.3 Application Curve

As the LED currents that are driven time-sequentially through the red, green, and blue LEDs are increased, the brightness of the projector increases. This increase is somewhat non-linear, and the curve for typical white screen lumens changes with LED currents is as shown in Figure 21. For the LED currents shown, it is assumed that the same current amplitude is applied to the red, green, and blue LEDs.




Figure 21. Luminance vs Current

ZHCSI32 – APRIL 2018 www.ti.com.cn

# TEXAS INSTRUMENTS

### 9 Power Supply Recommendations

The following power supplies are all required to operate the DMD:  $V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$ . All  $V_{SS}$  connections are also required. DMD power-up and power-down sequencing is strictly controlled by the DLPA2000/2005/3000 devices.

#### **CAUTION**

For reliable operation of the DMD, the following power supply sequencing requirements must be followed. Failure to adhere to the prescribed power-up and power-down procedures may affect device reliability.

 $V_{DD}$ ,  $V_{DDI}$ ,  $V_{OFFSET}$ ,  $V_{BIAS}$ , and  $V_{RESET}$  power supplies have to be coordinated during power-up and power-down operations. Failure to meet any of the below requirements will result in a significant reduction in the DMD's reliability and lifetime. Refer to Figure 23.  $V_{SS}$  must also be connected.

### 9.1 Power Supply Power-Up Procedure


- During power-up, V<sub>DD</sub> and V<sub>DDI</sub> must always start and settle before V<sub>OFFSET</sub>, V<sub>BIAS</sub>, and V<sub>RESET</sub> voltages are applied to the DMD.
- During power-up, it is a strict requirement that the delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in *Recommended Operating Conditions*. Refer to Figure 23 for power-up delay requirements.
- During power-up, the DMD's LPSDR input pins shall not be driven high until after V<sub>DD</sub> and V<sub>DDI</sub> have settled
  at operating voltage.
- During power-up, there is no requirement for the relative timing of V<sub>RESET</sub> with respect to V<sub>OFFSET</sub> and V<sub>BIAS</sub>.
   Power supply slew rates during power-up are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.

#### 9.2 Power Supply Power-Down Procedure

- The power-down sequence is the reverse order of the previous power-up sequence.  $V_{DD}$  and  $V_{DDI}$  must be supplied until after  $V_{BIAS}$ ,  $V_{RESET}$ , and  $V_{OFFSET}$  are discharged to within 4 V of ground.
- During power-down, it is not mandatory to stop driving V<sub>BIAS</sub> prior to V<sub>OFFSET</sub>, but it is a strict requirement that
  the delta between V<sub>BIAS</sub> and V<sub>OFFSET</sub> must be within the specified limit shown in *Recommended Operating*Conditions (Refer to Note 2 for Figure 22).
- During power-down, the DMD's LPSDR input pins must be less than V<sub>DDI</sub>, the specified limit shown in Recommended Operating Conditions.
- During power-down, there is no requirement for the relative timing of  $V_{RESET}$  with respect to  $V_{OFFSET}$  and  $V_{BIAS}$ .
- Power supply slew rates during power-down are flexible, provided that the transient voltage levels follow the requirements listed previously and in Figure 22.



9.3 Power Supply Sequencing Requirements



- (1) Refer to Table 3 and Figure 23 for critical power-up sequence delay requirements.
- (2) To prevent excess current, the supply voltage delta |V<sub>BIAS</sub> V<sub>OFFSET</sub>| must be less than specified in *Recommended Operating Conditions*. OEMs may find that the most reliable way to ensure this is to power V<sub>OFFSET</sub> prior to V<sub>BIAS</sub> during power-up and to remove V<sub>BIAS</sub> prior to V<sub>OFFSET</sub> during power-down. Refer to Table 3 and Figure 23 for power-up delay requirements.
- (3) To prevent excess current, the supply voltage delta  $|V_{BIAS} V_{RESET}|$  must be less than the specified limit shown in *Recommended Operating Conditions*.
- (4) When system power is interrupted, the DLPA2000/2005/3000 initiates hardware power-down that disables V<sub>BIAS</sub>, V<sub>RESET</sub> and V<sub>OFFSET</sub> after the micromirror park sequence.
- (5) Drawing is not to scale and details are omitted for clarity.


Figure 22. Power Supply Sequencing Requirements (Power Up and Power Down)



# **Power Supply Sequencing Requirements (continued)**

### Table 3. Power-Up Sequence Delay Requirement

	PARAMETER	MIN	MAX	UNIT
t <sub>DELAY</sub>	Delay requirement from V <sub>OFFSET</sub> power up to V <sub>BIAS</sub> power up	2		ms
V <sub>OFFSET</sub>	Supply voltage level at beginning of power-up sequence delay (see Figure 23)		6	V
$V_{BIAS}$	Supply voltage level at end of power-up sequence delay (see Figure 23)		6	V



Refer to Table 3 for  $V_{\mathsf{OFFSET}}$  and  $V_{\mathsf{BIAS}}$  supply voltage levels during power-up sequence delay.

Figure 23. Power-Up Sequence Delay Requirement



# 10 Layout

www.ti.com.cn

#### 10.1 Layout Guidelines

The DLP230GP DMD is connected to a PCB or a flex circuit using an interposer. For additional layout guidelines regarding length matching, impedance, etc. see the DLPC3432/DLPC3472 controller datasheet. For a detailed layout example refer to the layout design files. Some layout guidelines for routing to the DLP230GP DMD are:

- Match lengths for the LS WDATA and LS CLK signals.
- Minimize vias, layer changes, and turns for the HS bus signals. Refer to Figure 24.
- Minimum of two 100-nF (25 V) capacitors one close to V<sub>BIAS</sub> pin. Capacitors C4 and C8 in Figure 24.
- Minimum of two 100-nF (25 V) capacitors one close to each V<sub>RST</sub> pin. Capacitors C3 and C7 in Figure 24.
- Minimum of two 220-nF (25 V) capacitors one close to each V<sub>OFS</sub> pin. Capacitors C5 and C6 in Figure 24.
- Minimum of four 100-nF (6.3 V) capacitors two close to each side of the DMD. Capacitors C1, C2, C9 and C10 in Figure 24.

#### 10.2 Layout Example




Figure 24. Power Supply Connections

ZHCSI32 – APRIL 2018 www.ti.com.cn

# TEXAS INSTRUMENTS

- 11 器件和文档支持
- 11.1 器件支持
- 11.1.1 器件命名规则




图 25. 器件型号 说明

### 11.1.2 器件标记

器件标记包括清晰可辨的字符串 GHJJJJK DLP230GPFQP。GHJJJJK 是批次跟踪代码。DLP230GPFQP 为器件标记。




图 26. DMD 标记

#### 11.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件以及申请样片或购买产品的快速访问链接。

表 4. 相关链接

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区	
DLP230GP	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处	

# 相关链接 (接下页)

www.ti.com.cn

## 表 4. 相关链接 (接下页)

器件	产品文件夹	样片与购买	技术文档	工具和软件	支持和社区
DLPC3432	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPC3472	待定	待定	待定	待定	待定
DLPA3000	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPA2000	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
DLPA2005	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.4 商标

IntelliBright, E2E are trademarks of Texas Instruments. DLP is a registered trademark of Texas Instruments.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

### 11.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

#### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请参阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司



### PACKAGE OPTION ADDENDUM

27-Nov-2019

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
DLP230GPAFQP	ACTIVE	CLGA	FQP	54	100	RoHS & Green	Call TI	N / A for Pkg Type			Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".


RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.


**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.


- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.







#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司