











TPS65987DDJ

ZHCSJP1 -MAY 2019

具有集成电源开关的TPS65987DDJ USB Type-C 和 USB PD 控制器

1 特性

- USB 电力输送 (PD) 控制器
 - 符合 USB PD 3.0 标准 (TID: 1067)
 - 快速角色交换支持
 - 物理层和策略引擎
 - 可配置为引导控制和主机控制
- 符合 USB Type-C 规范
 - 线缆连接和方向检测
 - 默认 1.5A 或 3A 电源广播
 - VConn 电流高达 600mA
- 端口电源开关
 - 两个连接至/连接自 VBUS 的 5V 至 20V、5A 双向开关
 - 可调电流限制高达 10A
 - 理想的二极管反向电流保护
 - 欠压和过压保护
 - 压摆率控制
 - 5V、600mA VConn 电源
- 支持 BC1.2
 - 支持 DCP 和 CDP 广播
 - 自动 DCP 模式选择:
 - 符合 BC1.2 和 YD/T 1591-2009 要求的短路 模式
 - 2.7V 分压器 3 模式
 - 1.2V 模式
 - 数据接触检测
 - 初级和次级检测
- I2C 主设备写入控制,适用于交替模式多路复用器和可变直流/直流

- 交替模式支持
 - DisplayPort
 - Thunderbolt™
- 电源管理
 - 通过 3.3V 或 VBUS 电源供电
 - 3.3V LDO 输出,为电池电量耗尽情况提供支持
- 7mm × 7mm QFN 封装
 - 0.4mm 间距
 - 56 引脚

2 应用

- 笔记本电脑
- 扩展坞系统
- 平板电脑和超极本
- DisplayPort 和 Thunderbolt™系统

3 说明

TPS65987DDJ 是独立的 USB Type-C 和电力输送 (PD) 控制器,可为单个 USB Type-C 接口提供线缆插头连接状态和方向检测。进行线缆检测 TPS65987DD L 全值用 USB PD 协议在 CC 线路

时,TPS65987DDJ 会使用 USB PD 协议在 CC 线路上进行通信。在线缆检测和 USB PD 协商完成


后,TPS65987DDJ 会启用合适的电源路径并为外部多路复用器配置交替模式设置。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TPS65987DDJ	QFN (56)	7.00mm x 7.00mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

简化原理图







目录


1	特性1		8.3 Feature Description	18
2	应用 1		8.4 Device Functional Modes	40
3	说明1	9	Application and Implementation	43
4	修订历史记录 2		9.1 Application Information	43
5	Pin Configuration and Functions		9.2 Typical Application	43
6	Specifications	10	Power Supply Recommendations	53
•	6.1 Absolute Maximum Ratings		10.1 3.3-V Power	53
	6.2 ESD Ratings		10.2 1.8-V Power	53
	6.3 Recommended Operating Conditions		10.3 Recommended Supply Load Capacitance	53
	6.4 Thermal Information	11	Layout	54
	6.5 Power Supply Requirements and Characteristics 7		11.1 Layout Guidelines	54
	6.6 Power Consumption Characteristics		11.2 Layout Example	54
	6.7 Power Switch Characteristics		11.3 Component Placement	55
	6.8 Cable Detection Characteristics 10		11.4 Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3 LDO 3V3, LDO 1V8	3V3,
	6.9 USB-PD Baseband Signal Requirements and		11.5 Routing CC and GPIO	
	Characteristics		11.6 Thermal Dissipation for FET Drain Pads	
	6.11 Thermal Shutdown Characteristics		11.7 USB2 Recommended Routing For BC1.2	
	6.12 Oscillator Characteristics		Detection/Advertisement	61
	6.13 I/O Characteristics	12	器件和文档支持	63
	6.14 I ² C Requirements and Characteristics		12.1 器件支持	63
	6.15 SPI Master Timing Requirements		12.2 文档支持	63
	6.16 HPD Timing Requirements		12.3 接收文档更新通知	63
	6.17 Typical Characteristics		12.4 社区资源	63
7	Parameter Measurement Information		12.5 商标	63
, D	Detailed Description		12.6 静电放电警告	63
0	•		12.7 Glossary	
	8.1 Overview 17 8.2 Functional Block Diagram 18	13	机械、封装和可订购信息	<mark>63</mark>
	0.2 I Unotional Block Diagram 10			

4 修订历史记录

日期	修订版本	说明
2019年5月	*	初始发行版。



5 Pin Configuration and Functions



Pin Functions

PIN		TYPE ⁽¹⁾ RESET STATE ⁽²⁾		DESCRIPTION		
NAME	NO.	ITPE\/	RESELSIATE V	DESCRIPTION		
ADCIN1	6	I	Input	Boot configuration Input. Connect to resistor divider between LDO_3V3 and GND.		
ADCIN2	10	I	Input	I2C address configuration Input. Connect to resistor divider between LDO_3V3 and GND.		
C_CC1	24	I/O	High-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitor to GND		

⁽¹⁾ I = input, O = output, I/O = bidirectional, GND = ground, PWR = power, NC = no connect

⁽²⁾ Reset State indicates the state of a given pin immediately following power application, prior to any configuration from firmware.

Pin Functions (continued)

PIN		TYPE ⁽¹⁾	DEOCT 07475(2)	DECODIDETION		
NAME	NO.	TYPE	RESET STATE ⁽²⁾	DESCRIPTION		
C_CC2	26	I/O	High-Z	Output to Type-C CC or VCONN pin. Filter noise with capacitor to GND		
C_USB_N (GPIO19)	53	I/O	Input (High-Z)	USB D- connection for BC1.2 support		
C_USB_P (GPIO18)	50	I/O	Input (High-Z)	USB D+ connection for BC1.2 support		
DRAIN1	8, 15, 19, 58	_	_	Drain of internal power path 1. Connect thermal pad 58 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad		
DRAIN2	7, 52, 56, 57	_	_	Drain of internal power path 2. Connect thermal pad 57 to as big of pad as possible on PCB for best thermal performance. Short the other pins to this thermal pad		
GND	20, 45 , 46, 47, 51	_	_	Unused pin. Tie to GND.		
GPIO0	16	I/O	Input (High-Z)	General Purpose Digital I/O 0. Float pin when unused. GPIO0 is asserted low during the TPS65987DDJ boot process. Once device configuration and patches are loaded GPIO0 is released		
GPIO1	17	I/O	Input (High-Z)	General Purpose Digital I/O 1. Ground pin with a 1-M Ω resistor when unused in the application		
GPIO2	18	I/O	Input (High-Z)	General Purpose Digital I/O 2. Float pin when unused		
GPIO3 (HPD)	30	I/O	Input (High-Z)	General Purpose Digital I/O 3. Configured as Hot Plug Detect (HPD) TX and RX when DisplayPort alternate mode is enabled. Float pin when unused		
GPIO4	31	I/O	Input (High-Z)	General Purpose Digital I/O 4. Float pin when unused		
I2C3_SCL (GPIO5)	21	I/O	Input (High-Z)	I2C port 3 serial clock. Open-drain output. Tie pin to I/O voltage through a $10\text{-k}\Omega$ resistance when used. Float pin when unused		
I2C3_SDA (GPIO6)	22	I/O	Input (High-Z)	I2C port 3 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used. Float pin when unused		
I2C3_IRQ (GPIO7)	23	I/O	Input (High-Z)	I2C port 3 interrupt detection (port 3 operates as an I2C Master Only). Active low detection. Connect to the I2C slave's interrupt line to detect when the slave issues an interrupt. Float pin when unused		
GPIO12	40	I/O	Input (High-Z)	General Purpose Digital I/O 12. Float pin when unused		
GPIO13	41	I/O	Input (High-Z)	General Purpose Digital I/O 13. Float pin when unused		
GPIO14 (PWM)	42	I/O	Input (High-Z)	General Purpose Digital I/O 14. May also function as a PWM output. Float pin when unused		
GPIO15 (PWM)	43	I/O	Input (High-Z)	General Purpose Digital I/O 15. May also function as a PWM output. Float pin when unused		
GPIO16 (PP_EXT1)	48	I/O	Input (High-Z)	General Purpose Digital I/O 16. May also function as single wire enable signal for external power path 1. Pull-down with external resistor when used for external path control. Float pin when unused		
GPIO17 (PP_EXT2)	49	I/O	Input (High-Z)	General Purpose Digital I/O 17. May also function as single wire enable signal for external power path 2. Pull-down with external resistor when used for external path control. Float pin when unused		
GPIO20	54	I/O	Input (High-Z)	General Purpose Digital I/O 20. Float pin when unused		
GPIO21	55	I/O	Input (High-Z)	General Purpose Digital I/O 21. Float pin when unused		



Pin Functions (continued)

PIN		(4)				
NAME	NO.	TYPE ⁽¹⁾	RESET STATE ⁽²⁾	DESCRIPTION		
HRESET	44	I/O	Input	Active high hardware reset input. Will reinitialize all device settings. Ground pin when HRESET functionality will not be used		
Ī2C1_IRQ	29	0	High-Z	I2C port 1 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused		
I2C1_SCL	27	I/O	High-Z	l2C port 1 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused		
I2C1_SDA	28	I/O	High-Z	l2C port 1 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused		
Ī2C2_IRQ	34	0	High-Z	I2C port 2 interrupt. Active low. Implement externally as an open drain with a pull-up resistance. Float pin when unused		
I2C2_SCL	32	I/O	High-Z	I2C port 2 serial clock. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused		
I2C2_SDA	33	I/O	High-Z	l2C port 2 serial data. Open-drain output. Tie pin to I/O voltage through a 10-k Ω resistance when used or unused		
LDO_1V8	35	PWR	_	Output of the 1.8-V LDO for internal circuitry. Bypass with capacitor to GND		
LDO_3V3	9	PWR	_	Output of the VBUS to 3.3-V LDO or connected to VIN_3V3 by a switch. Main internal supply rail. Used to power external flash memory. Bypass with capacitor to GND		
PP_CABLE	25	PWR		5-V supply input for port 1 C_CC pins. Bypass with capacitor to GND		
PP_HV1	11, 12	PWR	_	System side of first VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused		
PP_HV2	1, 2	PWR	_	System side of second VBUS power switch. Bypass with capacitor to ground. Tie to ground when unused		
SPI_CLK	38	I/O	Input	SPI serial clock. Ground pin when unused		
SPI_MISO	36	I/O	Input	SPI serial master input from slave. Ground pin when unused		
SPI_MOSI	37	I/O	Input	SPI serial master output to slave. Ground pin when unused		
SPI_SS	39	I/O	Input	SPI slave select. Ground pin when unused		
VBUS1	13, 14	PWR	_	Port side of first VBUS power switch. Bypass with capacitor to ground. Tie to VBUS2		
VBUS2	3, 4	PWR	_	Port side of second VBUS power switch. Bypass with capacitor to ground. Tie to VBUS1		
VIN_3V3	5	PWR	_	Supply for core circuitry and I/O. Bypass with capacitor to GND		
Thermal Pad (PPAD)	59	GND	_	Ground reference for the device as well as thermal pad used to conduct heat from the device. This connection serves two purposes. The first purpose is to provide an electrical ground connection for the device. The second purpose is to provide a low thermal-impedance path from the device die to the PCB. This pad must be connected to a ground plane		

Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Input voltage (2)	PP_CABLE	-0.3	6	V	
Input voltage (2)	VIN_3V3	-0.3	3.6	V	
	LDO_1V8	-0.3	2		
Output voltage ⁽²⁾	LDO_3V3	-0.3	3.6	V	
	IZCx_IRQ, SPI_MOSI, SPI_CLK, SPI_SS, SWD_CLK	-0.3	LDO_3V3 + 0.3 ⁽³⁾		
	PP_HVx, VBUSx ⁽⁴⁾	-0.3	24		
I/O voltage (2)	I2Cx_SDA, I2Cx_SCL, SPI_MISO, GPIOn, HRESET, ADCINx	-0.3	LDO_3V3 + 0.3 ⁽³⁾	V	
70 Voltage	C_USB_P, C_USB_N	-0.5	6	V	
	C_CC1, C_CC2	-0.5	6		
Operating junction temperature, T _J		-10	125	°C	
Operating junction temperature PPHV switch, T _J		-10	150	°C	
Storage temperat	ture, T _{stg}	-55	150	°C	

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1500	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

6.3 Recommended Operating Conditions

		MIN	NOM MAX	UNIT	
Input voltage, V _I ⁽¹⁾	VIN_3V3	3.135	3.45		
	PP_CABLE	2.95	5.5	V	
	PP_HV	4.5	22		
	VBUS	4	22	.,	
1/Oalta a.a. \/ (1)	C_USB_P, C_USB_N	0	LDO_3V3		
I/O voltage, V _{IO} ⁽¹⁾	C_CC1, C_CC2	0	5.5	V	
	GPIOn, I2Cx_SDA, I2Cx_SCL, SPI, ADCIN1, ADCIN2	0	LDO_3V3		
Operating ambient temperature, T _A		-10	75	°C	
Operating junction ter	mperature, T _J	-10	125	C	

All voltage values are with respect to underside power pad. Underside power pad must be directly connected to ground plane of the board.

All voltage values are with respect to underside power pad. The underside power pad should be directly connected to the ground plane of the board.

Not to exceed 3.6V

For VBUSx a TVS with a break down voltage falling between the Recommended max and the Abs max value is recommended such as TVS2200

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.4 Thermal Information

		TPS65987	
	THERMAL METRIC ⁽¹⁾	RSH (QFN)	UNIT
		48 PINS	
R ₀ JA ⁽²⁾	Junction-to-ambient thermal resistance	57.7	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	65.4	°C/W
R ₀ JB ⁽²⁾	Junction-to-board thermal resistance	30	°C/W
ΨJT ⁽²⁾	Junction-to-top characterization parameter	34.1	°C/W
ΨJB ⁽²⁾	Junction-to-board characterization parameter	29.9	°C/W
$R_{\theta JC(bot_Controller)}$	Junction-to-case (bottom GND pad) thermal resistance	0.7	°C/W
R ₀ JC(bot_FET)	Junction-to-case (bottom DRAIN 1/2 pad) thermal resistance	5.6	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Power Supply Requirements and Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
EXTERNAL						
V _{IN_3V3}	Input 3.3-V supply		3.135	3.3	3.45	V
PP_CABLE	Input to power Vconn output on C_CC pins		2.95	5	5.5	V
PP_HV	Source power from PP_HV to VBUS		4.5	5	22	V
VBUS	Sink power from VBUS to PP_HV		4	5	22	V
C _{VIN_3V3}	Recommended capacitance on the VIN_3V3 pin		5	10		μF
C _{PP_CABLE}	Recommended capacitance on PPx_CABLE pins		2.5	4.7		μF
C _{PP_HV_SRC}	Recommended capacitance on PP_HVx pin when configured as a source		2.5	4.7		μF
C _{PP_HV_SNK}	Recommended capacitance on PP_HVx pin when configured as a sink		1	47	120	μF
C _{VBUS}	Recommended capacitance on VBUSx pins		0.5	1	12	μF
INTERNAL						
V _{LDO_3V3}	Output voltage of LDO from VBUS to LDO_3V3	VIN_3V3 = 0 V, VBUS1 ≥ 4 V, 0 ≤ I _{LOAD} ≤ 50mA	3.15	3.3	3.45	٧
V _{DO_LDO_3V3}	Drop out voltage of LDO_3V3 from VBUS	I _{LOAD} = 50mA	250	500	850	mV
I _{LDO_3V3_EX}	Allowed External Load current on LDO_3V3 pin				25	mA
V _{LDO_1V8}	Output voltage of LDO_1V8	0 ≤ I _{LOAD} ≤ 20mA	1.75	1.8	1.85	V
V_{FWD_DROP}	Forward voltage drop across VIN_3V3 to LDO_3V3 switch	I _{LOAD} = 50 mA			200	mV
C _{LDO_3V3}	Recommended capacitance on LDO_3V3 pin		5	10	25	μF
C _{LDO_1V8}	Recommended capacitance on LDO_1V8 pin		2.2	4.7	6	μF
SUPERVISORY			·		<u> </u>	
UV_LDO3V3	Undervoltage threshold for LDO_3V3. Locks out 1.8-V LDOs	LDO_3V3 rising	2.2	2.325	2.45	V
UVH_LDO3V3	Undervoltage hysteresis for LDO_3V3	LDO_3V3 falling	20	80	150	mV
UV_PCBL	Undervoltage threshold for PP_CABLE	PP_CABLE rising	2.5	2.625	2.75	٧

⁽²⁾ Thermal metrics are not JDEC standard values and are based on the TPS65988 evaluation board.

TEXAS INSTRUMENTS

Power Supply Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
UVH_PCBL	Undervoltage hysteresis for PP_PCABLE	PP_CABLE falling	20	50	80	mV
OV_VBUS	Overvoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS rising	5		24	V
OVLSB_VBUS	Overvoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS rising		328		mV
OVH_VBUS	Overvoltage hysteresis for VBUS	VBUS falling, % of OV_VBUS	1.4	1.65	1.9	%
UV_VBUS	Undervoltage threshold for VBUS. This value is a 6-bit programmable threshold	VBUS falling	2.5		18.21	V
UVLSB_VBUS	Undervoltage threshold step for VBUS. This value is the LSB of the programmable threshold	VBUS falling		249		mV
UVH_VBUS	Undervoltage hysteresis for VBUS	VBUS rising, % of UV_VBUS	0.9	1.3	1.7	%

6.6 Power Consumption Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{VIN_3V3} ⁽¹⁾	Sleep (Sink)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cable connected, $T_j = 25C$, configured as sink, BC1.2 disabled		45		μΑ
	Sleep (Source/DRP)	VIN_3V3 = 3.3 V, VBUS = 0 V, No cable connected, T _j = 25C, configured as source or DRP, BC1.2 disabled		55		μΑ
I _{VIN_3V3} (1)	Idle (Attached)	VIN_3V3 = 3.3 V, Cable connected, No active PD communication, T _j = 25C		5		mA
I _{VIN_3V3} (1)	Active	VIN_3V3 = 3.3 V, T _j = 25C		8		mA

⁽¹⁾ Does not include current draw due to GPIO loading

6.7 Power Switch Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{PPCC} PP_CABLE to C_CC resistance	PP_CABLE to C_CCn power switch	4.7 ≤ PP_CABLE ≤ 5.5		222	325	$m\Omega$
	resistance	2.95 ≤ PP_CABLE < 4.7		269	414	$m\Omega$
R _{PPHV}	PP_HVx to VBUSx power switch resistance	Tj = 25C		25	33	$m\Omega$
I _{PPHV}	Continuous current capabillity of power path from PP_HVx to VBUSx				5	Α
	Continuous current capabillity of	T _J = 125C			320	mA
I _{PPCC}	power path from PP_CABLE to C_CCn	$T_J = 85C$			600	mA
I _{HVACT}	Active quiescent current from PP_HV pin, EN_HV = 1	Source Configuration, Comparator RCP function enabled, I _{LOAD} = 100mA			1	mA
I _{HVSD}	Shutdown quiescent current from PP_HV pin, EN_HV = 0	V _{PPHV} = 20V			100	μΑ



Power Switch Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
			1.140	1.267	1.393	Α
			1.380	1.533	1.687	Α
			1.620	1.800	1.980	Α
			1.860	2.067	2.273	А
			2.100	2.333	2.567	А
			2.34	2.600	2.860	А
			2.580	2.867	3.153	А
			2.820	3.133	3.447	А
			3.060	3.400	3.74	А
	Over Current Clamp Firmware		3.300	3.667	4.033	А
locc	Selectable Settings		3.540	3.933	4.327	Α
			3.780	4.200	4.620	А
			4.020	4.467	4.913	А
			4.260	4.733	5.207	А
			4.500	5.00	5.500	Α
			4.740	5.267	5.793	А
			4.980	5.533	6.087	A
			5.220	5.800	6.380	А
			5.460	6.067	6.673	A
			5.697	6.330	6.963	A
I _{OCP}	PP_HV Quick Response Current			10		А
I _{LIMPPCC}	PP_CABLE current limit		0.6	0.75	0.9	Α
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 100 mA, Reverse current blocking disabled	3.9	6	8.1	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 200 mA	4.8	6	7.2	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I = 500 mA	5.28	6	6.72	A/V
I _{HV_ACC 1}	PP_HV current sense accuracy	I ≥ 1 A	5.4	6	6.6	A/V
t _{ON_HV}	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage	Configured as a source or as a sink with soft start disabled. PP_HV = 20 V, CVBUS = 10 µF, I _{LOAD} = 100 mA			8	ms
t _{ON_FRS}	PP_HV path turn on time from enable to VBUS = 95% of PP_HV voltage during an FRS enable	Configured as a source. PP_HV = 5 V, CVBUS = 10 μ F, I _{LOAD} = 100 mA			150	μѕ
t _{ON_CC}	PP_CABLE path turn on time from enable to C_CCn = 95% of the PP_CABLE voltage	PP_CABLE = 5 V, C_CCn = 500 nF, I _{LOAD} = 100 mA			2	ms
		I _{LOAD} = 100mA, setting 0	0.270	0.409	0.45	V/ms
00	Configurable soft start slew rate for	I _{LOAD} = 100mA, setting 1	0.6	0.787	1	V/ms
SS	sink configuration	I _{LOAD} = 100mA, setting 2	1.2	1.567	1.7	V/ms
		I _{LOAD} = 100mA, setting 3	2.3	3.388	3.6	V/ms
	Reverse current blocking voltage	Diode Mode		6	10	mV
V_{REVPHV}	threshold for PP_HV switch	Comparator Mode		3	6	mV
V _{SAFE0V}	Voltage that is a safe 0 V per USB-PD specification		0		0.8	V
t _{SAFE0V}	Voltage transition time to VSAFE0V				650	ms
SRPOS	Maximum slew rate for positive voltage transitions				0.03	V/µs



Power Switch Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
SRNEG	Maximum slew rate for negative voltage transitions		-0.03		V/µs
t _{STABLE}	EN to stable time for both positive and negative voltage transitions			275	ms
V _{SRCVALID}	Supply output tolerance beyond V _{SRCNEW} during time t _{STABLE}		-0.5	0.5	V
V _{SRCNEW}	Supply output tolerance		- 5	5	%
t _{VCONNDIS}	Time from cable detach to VVCONNDIS			250	ms
V _{VCONNDIS}	Voltage at which V _{CONN} is considered discharged			150	mV

6.8 Cable Detection Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{H_CC_USB}	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising Default USB current to a peripheral device		73.6	80	86.4	μΑ
I _{H_CC_1P5}	Source Current through each C_CC pin when in a disconnected state when Configured as a Source advertising 1.5A to a UFP		165.6	180	194.4	μΑ
I _{H_CC_3P0}	Source Current through each C_CC pin when in a disconnected state and Configured as a Source advertising 3.0A to a UFP.	VIN_3V3 ≥ 3.135 V, V _{CC} < 2.6 V	303.6	330	356.4	μΑ
V _{D_CCH_USB}	Voltage Threshold for detecting a Source attach when configured as a Sink and the Source is advertising Default USB current source capability		0.15	0.2	0.25	V
V _{D_CCH_1P5}	Voltage Threshold for detecting a Source advertising 1.5A source capability when configured as a Sink		0.61	0.66	0.7	V
V _{D_CCH_3P0}	Voltage Threshold for detecting a Source advertising 3A source capability when configured as a Sink		1.16	1.23	1.31	V
V _{H_CCD_USB}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising Default USB current source capability.	IH_CC = IH_CC_USB	1.5	1.55	1.65	V
V _{H_CCD_1P5}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 1.5A source capability	IH_CC = IH_CC_1P5	1.5	1.55	1.65	V
V _{H_CCD_3P0}	Voltage Threshold for detecting a Sink attach when configured as a Source and advertising 3.0A source capability.	IH_CC = IH_CC_3P0 VIN_3V3 ≥ 3.135V	2.45	2.55	2.615	V
V _{H_CCA_USB}	Voltage Threshold for detecting an active cable attach when configured as a Source and advertising Default USB current capability.		0.15	0.2	0.25	V
V _{H_CCA_1P5}	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 1.5A capability.		0.35	0.4	0.45	V
V _{H_CCA_3P0}	Voltage Threshold for detecting active cables attach when configured as a Source and advertising 3A capability.		0.75	0.8	0.85	V
R _{D_CC}	Pulldown resistance through each C_CC pin when in a disconnect state and configured as a Sink. LDO_3V3 powered.	V = 1V, 1.5V	4.59	5.1	5.61	kΩ



Cable Detection Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
R _{D_CC_OPEN}	Pulldown resistance through each C_CC pin when in a disabled state. LDO_3V3 powered.	V = 0V to LDO_3V3	500			kΩ
R _{D_DB}	Pulldown resistance through each C_CC pin when LDO_3V3 unpowered	V = 1.5V, 2.0V	4.08	5.1	6.12	kΩ
R _{FRSWAP}	Fast Role Swap signal pull down				5	Ω
V _{TH_FRS}	Fast role swap request detection voltage threshold		490	520	550	mV

6.9 USB-PD Baseband Signal Requirements and Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
COMMON						
PD_BITRATE	PD data bit rate		270	300	330	Kbps
UI ⁽¹⁾	Unit interval (1/PD_BITRATE)		3.03	3.33	3.7	μs
CCBLPLUG (2)	Capacitance for a cable plug (each plug on a cable may have up to this value)				25	pF
ZCABLE	Cable characteristic impedance		32		65	Ω
CRECEIVER (3)	Receiver capacitance. Capacitance looking into C_CCn pin when in receiver mode.			100		pF
TRANSMITTER			·			
ZDRIVER	TX output impedance. Source output impedance at the Nyquist frequency of USB2.0 low speed (750kHz) while the source is driving the C_CCn line.		33		75	Ω
t _{RISE}	Rise time. 10 % to 90 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
t _{FALL}	Fall time. 90 % to 10 % amplitude points, minimum is under an unloaded condition. Maximum set by TX mask.		300			ns
V_{TX}	Transmit high voltage		1.05	1.125	1.2	V
RECEIVER						
V_{RXTR}	Rx receive rising input threshold	Port configured as Source	840	875	910	mV
V_{RXTR}	Rx receive rising input threshold	Port configured as Sink	504	525	546	mV
V _{RXTF}	Rx receive falling input threshold	Port configured as Sink	240	250	260	mV
V_{RXTF}	Rx receive falling input threshold	Port configured as Source	576	600	624	mV
NCOUNT	Number of transitions for signal detection (number to count to detect non-idle bus).		3			
TTRANWIN	Time window for detecting non-idle bus.		12		20	μs

⁽¹⁾ UI denotes the time to transmit an unencoded data bit not the shortest high or low times on the wire after encoding with BMC. A single data bit cell has duration of 1 UI, but a data bit cell with value 1 will contain a centrally place 01 or 10 transition in addition to the transition at the start of the cell.

⁽²⁾ The capacitance of the bulk cable is not included in the CCBLPLUG definition. It is modeled as a transmission line.

⁽³⁾ CRECEIVER includes only the internal capacitance on a C_CCn pin when the pin is configured to be receiving BMC data. External capacitance is needed to meet the required minimum capacitance per the USB-PD Specifications. TI recommends adding capacitance to bring the total pin capacitance to 300 pF for improved TX behavior.

TEXAS INSTRUMENTS

USB-PD Baseband Signal Requirements and Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ZBMCRX	Receiver input impedance	Does not include pull-up or pulldown resistance from cable detect. Transmitter is Hi-Z.	5			ΜΩ
TRXFILTER (4)	Rx bandwidth limiting filter. Time constant of a single pole filter to limit broadband noise ingression		100			ns

⁽⁴⁾ Broadband noise ingression is because of coupling in the cable interconnect.

6.10 BC1.2 Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DATA CONTA	ACT					
ID _{P_SRC}	DCD source current	LDO_3V3 = 3.3 V	7	10	13	μΑ
R _{DM_DWN}	DCD pulldown resistance		14.25	20	24.8	kΩ
R _{DP_DWN}	DCD pulldown resistance		14.25	20	24.8	kΩ
V _{LGC_HI}	Threshold for no connection	C_USB_P ≥ VLGC_HI, LDO_3V3 = 3.3 V	2			V
V _{LGC_LO}	Threshold for connection	C_USB_P ≤ VLGC_LO			0.8	V
PRIMARY ANDETECT	ID SECONDARY					
V _{DX_SRC}	Source voltage		0.55	0.6	0.65	V
VDX_ILIM	VDX_SRC current limit		250		400	μΑ
I _{DX_SNK}	Sink Current	VC_USB_TN/BN ≥ 250 mV	25	75	125	μΑ
R _{DCP_DAT}	Dedicated Charging Port Resistance				200	Ω
DIVIDER MOI	DE					
VCx_USB_P _2.7V	Cx_USB_P Output Voltage	No load on Cx_USB_P	2.57	2.7	2.79	V
VCx_USB_N _2.7V	Cx_USB_N Output Voltage	No load on Cx_USB_N	2.57	2.7	2.79	V
RCx_USB_P _30k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	24	30	36	kΩ
RCx_USB_N _30k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	24	30	36	kΩ
1.2V MODE						
RCx_USB_N _102k	Cx_USB_N Output Impedance	5μA pulled from Cx_USB_N pin	80	102	130	kΩ
VCx_USB_P _1.2V	Cx_USB_P Output Voltage	No load on Cx_USB_P	1.12	1.2	1.28	V
VCx_USB_N _1.2V	Cx_USB_N Output Voltage	No load on Cx_USB_N	1.12	1.2	1.28	V
RCx_USB_P _102k	Cx_USB_P Output Impedance	5μA pulled from Cx_USB_P pin	80	102	130	kΩ

6.11 Thermal Shutdown Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SD_MAIN}	Thermal Shutdown Temperature of the main thermal shutdown	Temperature rising	145	160	175	°C
T _{SDH_MAIN}	Thermal Shutdown hysteresis of the main thermal shutdown	Temperature falling		20		°C



Thermal Shutdown Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T _{SD_PWR}	Thermal Shutdown Temperature of the power path block	Temperature rising	145	160	175	°C
T _{SDH_PWR}	Thermal Shutdown hysteresis of the power path block	Temperature falling		20		°C

6.12 Oscillator Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{\sf OSC_24M}$	24-MHz oscillator		22.8	24	25.2	MHz
f_{OSC_100K}	100-kHz oscillator		95	100	105	kHz

6.13 I/O Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SPI						
SPI_VIH	High-level input voltage	LDO_1V8 = 1.8V	1.3			V
SPI_VIL	Low input voltage	LDO_1V8 = 1.8V			0.63	V
SPI_HYS	Input hysteresis voltage	LDO_1V8 = 1.8V	0.09			V
SPI_ILKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO_3V3	-1		1	μΑ
SPI_VOH	SPI output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
SPI_VOL	SPI output low voltage	IO = 2 mA			0.4	V
SWDIO					•	
SWDCLK						
GPIO						
GPIO_VIH	High-level input voltage	LDO_1V8 = 1.8 V	1.3			V
GPIO_VIL	Low input voltage	LDO_1V8 = 1.8 V			0.63	V
GPIO_HYS	Input hysteresis voltage	LDO_1V8 = 1.8 V	0.09			V
GPIO_ILKG	I/O leakage current	INPUT = 0 V to VDD	-1		1	μΑ
GPIO_RPU	Pullup resistance	Pullup enabled	50	100	150	kΩ
GPIO_RPD	Pulldown resistance	Pulldown enabled	50	100	150	kΩ
GPIO_DG	Digital input path deglitch			20		ns
GPIO_VOH	GPIO output high voltage	IO = -2 mA, LDO_3V3 = 3.3 V	2.88			V
GPIO_VOL	GPIO output low voltage	IO = 2 mA, LDO_3V3 = 3.3 V			0.4	V
I2C_IRQx					•	
OD_VOL	Low-level output voltage	I _{OL} = 2 mA			0.4	V
OD_LKG	Leakage current	Output is Hi-Z, VIN = 0 to LDO 3V3	-1		1	μA

6.14 I²C Requirements and Characteristics

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SDA AND SCL COMMON CHARACTERISTICS						
I _{LEAK}	Input leakage current	Voltage on Pin = LDO_3V3	-3		3	μΑ
V_{OL}	SDA output low voltage	$I_{OL} = 3 \text{ mA}, LDO_3V3 = 3.3 \text{ V}$			0.4	V
I _{OL}	SDA max output low current	V _{OL} = 0.4 V	3			mA
	SDA max output low current	$V_{OL} = 0.6 \text{ V}$	6			mA

TEXAS INSTRUMENTS

I²C Requirements and Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{IL}	Input low signal	LDO_3V3 = 3.3 V			0.99	V
V IL	input low signal	LDO_1V8 = 1.8 V			0.54	V
V	Input high signal	LDO_3V3 = 3.3 V	2.31			V
V _{IH}	Input nigh signal	LDO_1V8 = 1.8 V	1.3			V
V	lanut hustarasia	LDO_3V3 = 3.3 V	0.17			V
V _{HYS}	Input hysteresis	LDO_1V8 = 1.8 V	0.09			V
t _{SP}	I ² C pulse width suppressed				50	ns
C _I	Pin capacitance				10	pF
	L STANDARD ACTERISTICS					
$f_{\sf SCL}$	I ² C clock frequency		0		100	kHz
t _{HIGH}	I ² C clock high time		4			μs
t _{LOW}	I ² C clock low time		4.7			μs
t _{SU;DAT}	I ² C serial data setup time		250			ns
t _{HD;DAT}	I ² C serial data hold time		0			ns
t _{VD;DAT}	I ² C valid data time	SCL low to SDA output valid			3.45	μs
t _{VD;ACK}	I ² C valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			3.45	μs
t _{OCF}	I ² C output fall time	10 pF to 400 pF bus			250	ns
t _{BUF}	I ² C bus free time between stop and start		4.7			μs
t _{SU;STA}	I ² C start or repeated Start condition setup time		4.7			μs
t _{HD;STA}	I ² C Start or repeated Start condition hold time		4			μs
t _{SU:STO}	I ² C Stop condition setup time		4			μs
	L FAST MODE					· · · · · · · · · · · · · · · · · · ·
$f_{\sf SCL}$	I ² C clock frequency	Configured as Slave	0		400	kHz
$f_{\sf SCL}$ master	I ² C clock frequency	Configured as Master	0	320	400	kHz
t _{HIGH}	I ² C clock high time		0.6			μs
t _{LOW}	I ² C clock low time		1.3			μs
t _{SU;DAT}	I ² C serial data setup time		100			ns
t _{HD;DAT}	I ² C serial data hold time		0			ns
t _{VD;DAT}	I ² C Valid data time	SCL low to SDA output valid			0.9	μs
t _{VD;ACK}	I ² C Valid data time of ACK condition	ACK signal from SCL low to SDA (out) low			0.9	μs
		10 pF to 400 pF bus, V _{DD} = 3.3 V	12		250	ns
tocf	I ² C output fall time	10 pF to 400 pF bus, V _{DD} = 1.8 V	6.5		250	ns
t _{BUF}	I ² C bus free time between stop and start	TO PER TO TOO PER SEES, TOO	1.3			μs
t _{SU;STA}	I ² C start or repeated Start condition setup time		0.6			μs
t _{HD;STA}	I ² C Start or repeated Start condition hold time		0.6			μs
t _{su;sto}	I ² C Stop condition setup time		0.6			μs




6.15 SPI Master Timing Requirements


			MIN	NOM	MAX	UNIT
f_{SPI}	Frequency of SPI_CLK	11.4	12	12.6	MHz	
t _{PER}	Period of SPI_CLK (1/F_SPI)		79.36	83.33	87.72	ns
t _{WHI}	SPI_CLK high width		30			ns
t _{WLO}	SPI_CLK low width		30			ns
t _{DACT}	SPI_SZZ falling to SPI_CLK rising	g delay time	30		50	ns
t _{DINACT}	SPI_CLK falling to SPI_SSZ rising delay time				180	ns
t _{DMOSI}	SPI_CLK falling to SPI_MOSI Valid delay time		-10		10	ns
t _{SUMISO}	SPI_MISO valid to SPI_CLK falling setup time					ns
t _{HDMSIO}	SPI_CLK falling to SPI_MISO invalid hold time		0			ns
t _{RIN}	SPI_MISO input rise time				5	ns
t _{RSPI}	SPI_SSZ/CLK/MOSI rise time	10% to 90%, C _L = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns
t _{FSPI}	SPI_SSZ/CLK/MOSI fall time	90% to 10%, C _L = 5 to 50 pF, LDO_3V3 = 3.3 V	1		25	ns

6.16 HPD Timing Requirements

			MIN	I NOM	MAX	UNIT
DP SOURC	E SIDE (HPD					
t _{IRQ_MIN}	HPD IRQ minimum assert time		675	750	825	μs
t _{2MS_MIN}	HPD assert 2-ms min time	HPD assert 2-ms min time				ms
DP SINK SI RX)	IDE (HPD					
t _{HPD_HDB}	HPD high debounce time	HPD_HDB_SEL = 0	300	375	450	μs
		HPD_HDB_SEL = 1	100	111	122	ms
t _{HPD_LDB}	HPD low debounce time		300	375	450	μs
t _{HPD_IRQ}	HPD IRQ limit time	1.35	1.5	1.65	ms	

6.17 Typical Characteristics





7 Parameter Measurement Information




图 3. I²C Slave Interface Timing




图 4. SPI Master Timing



8 Detailed Description

8.1 Overview

www.ti.com.cn

The TPS65987DDJ is a fully-integrated USB Power Delivery (USB-PD) management device providing cable plug and orientation detection for a USB Type-C and PD plug or receptacles. The TPS65987DDJ communicates with the cable and another USB Type-C and PD device at the opposite end of the cable, enables integrated port power switch, controls an external high current port power switch and negotiates alternate modes. The TPS65987DDJ may also control an attached super-speed multiplexer via GPIO or I²C to simultaneously support USB3.0/3.1 data rates and DisplayPort video.

The TPS65987DDJ is divided into five main sections:

- USB-PD controller
- cable plug and orientation detection circuitry
- port power switches
- · power management circuitry
- digital core

The USB-PD controller provides the physical layer (PHY) functionality of the USB-PD protocol. The USB-PD data is output through either the C_CC1 pin or the C_CC2 pin, depending on the orientation of the reversible USB Type-C cable. For a high-level block diagram of the USB-PD physical layer, a description of its features and more detailed circuitry, see the *USB-PD Physical Layer* section.

The cable plug and orientation detection analog circuitry automatically detects a USB Type-C cable plug insertion and also automatically detects the cable orientation. For a high-level block diagram of cable plug and orientation detection, a description of its features and more detailed circuitry, see **2** 14.

The port power switches provide power to the system port through the VBUS pin and also through the C_CC1 or C_CC2 pins based on the detected plug orientation. For a high-level block diagram of the port power switches, a description of its features and more detailed circuitry, see the *Port Power Switches* section.


The power management circuitry receives and provides power to the TPS65987DDJ internal circuitry and to the LDO_3V3 output. For a high-level block diagram of the power management circuitry, a description of its features and more detailed circuitry, see the *Power Management* section.

The digital core provides the engine for receiving, processing and sending all USB-PD packets as well as handling control of all other TPS65987DDJ functionality. A portion of the digital core contains ROM memory which contains all the necessary firmware required to execute Type-C and PD applications. In addition, a section of the ROM called boot code, is capable of initializing the TPS65987DDJ, loading of device configuration information and loading any code patches into volatile memory in the digital core. For a high-level block diagram of the digital core, a description of its features and more detailed circuitry, see the *Digital Core* section.

The TPS65987DDJ is an I^2C slave to be controlled by a host processor (see the f^2C Interfaces section), and an SPI master to write to and read from an optional external flash memory (see the SPI Master Interface section).

The TPS65987DDJ also integrates a thermal shutdown mechanism (see the *Thermal Shutdown* section) and runs off of accurate clocks provided by the integrated oscillators (see the *Oscillators* section).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 USB-PD Physical Layer

S shows the USB PD physical layer block surrounded by a simplified version of the analog plug and orientation detection block.

Feature Description (接下页)




图 5. USB-PD Physical Layer, Simplified Plug and Orientation Detection Circuitry

USB-PD messages are transmitted in a USB Type-C system using a BMC signaling. The BMC signal is output on the same pin (C_CC1 or C_CC2) that is DC biased due to the DFP (or UFP) cable attach mechanism shown in 214.

8.3.1.1 USB-PD Encoding and Signaling

图 6 illustrates the high-level block diagram of the baseband USB-PD transmitter. 图 7 illustrates the high-level block diagram of the baseband USB-PD receiver.




图 6. USB-PD Baseband Transmitter Block Diagram

ZHCSJP1 – MAY 2019 www.ti.com.cn

Feature Description (接下页)





图 7. USB-PD Baseband Receiver Block Diagram

The USB-PD baseband signal is driven on the C_CCn pins with a tri-state driver. The tri-state driver is slew rate limited to reduce the high frequency components imparted on the cable and to avoid interference with frequencies used for communication.

8.3.1.2 USB-PD Bi-Phase Marked Coding

The USBP-PD physical layer implemented in the TPS65987DDJ is compliant to the *USB-PD Specifications*. The encoding scheme used for the baseband PD signal is a version of Manchester coding called Biphase Mark Coding (BMC). In this code, there is a transition at the start of every bit time and there is a second transition in the middle of the bit cell when a 1 is transmitted. This coding scheme is nearly DC balanced with limited disparity (limited to 1/2 bit over an arbitrary packet, so a very low DC level). 图 8 illustrates Biphase Mark Coding.



The USB PD baseband signal is driven onto the C_CC1 or C_CC2 pins with a tri-state driver. The tri-state driver is slew rate to limit coupling to D+/D- and to other signal lines in the Type-C fully featured cables. When sending the USB-PD preamble, the transmitter starts by transmitting a low level. The receiver at the other end tolerates the loss of the first edge. The transmitter terminates the final bit by an edge to ensure the receiver clocks the final bit of EOP.

8.3.1.3 USB-PD Transmit (TX) and Receive (Rx) Masks

The USB-PD driver meets the defined USB-PD BMC TX masks. Since a BMC coded "1" contains a signal edge at the beginning and middle of the UI, and the BMC coded "0" contains only an edge at the beginning, the masks are different for each. The USB-PD receiver meets the defined USB-PD BMC Rx masks. The boundaries of the Rx outer mask are specified to accommodate a change in signal amplitude due to the ground offset through the cable. The Rx masks are therefore larger than the boundaries of the TX outer mask. Similarly, the boundaries of the Rx inner mask are smaller than the boundaries of the TX inner mask. Triangular time masks are superimposed on the TX outer masks and defined at the signal transitions to require a minimum edge rate that has minimal impact on adjacent higher speed lanes. The TX inner mask enforces the maximum limits on the rise and fall times. Refer to the *USB-PD Specifications* for more details.

8.3.1.4 USB-PD BMC Transmitter

The TPS65987DDJ transmits and receives USB-PD data over one of the C_CCn pins for a given CC pin pair (one pair per USB Type-C port). The C_CCn pins are also used to determine the cable orientation (see 14) and maintain the cable/device attach detection. Thus, a DC bias exists on the C_CCn pins. The transmitter driver overdrives the C_CCn DC bias while transmitting, but returns to a Hi-Z state allowing the DC voltage to return to the C_CCn pin when not transmitting. 9 shows the USB-PD BMC TX and RX driver block diagram.



Feature Description (接下页)




图 9. USB-PD BMC TX/Rx Block Diagram

₹ 10 shows the transmission of the BMC data on top of the DC bias. Note, The DC bias can be anywhere between the minimum threshold for detecting a UFP attach (VD_CCH_USB) and the maximum threshold for detecting a UFP attach to a DFP (VD_CCH_3P0). This means that the DC bias can be below VOH of the transmitter driver or above VOH.




图 10. TX Driver Transmission with DC Bias

The transmitter drives a digital signal onto the C_CCn lines. The signal peak, VTXP, is set to meet the TX masks defined in the *USB-PD Specifications*.

When driving the line, the transmitter driver has an output impedance of ZDRIVER. ZDRIVER is determined by the driver resistance and the shunt capacitance of the source and is frequency dependent. ZDRIVER impacts the noise ingression in the cable.

■ 11 shows the simplified circuit determining ZDRIVER. It is specified such that noise at the receiver is bounded.




图 11. ZDRIVER Circuit

ZHCSJP1 – MAY 2019 www.ti.com.cn



Feature Description (接下页)

8.3.1.5 USB-PD BMC Receiver

The receiver block of the TPS65987DDJ receives a signal that falls within the allowed Rx masks defined in the USB PD specification. The receive thresholds and hysteresis come from this mask.

₹ 12 shows an example of a multi-drop USB-PD connection. This connection has the typical UFP (device) to DFP (host) connection, but also includes cable USB-PD TX/Rx blocks. Only one system can be transmitting at a time. All other systems are Hi-Z (ZBMCRX). The USB-PD Specification also specifies the capacitance that can exist on the wire as well as a typical DC bias setting circuit for attach detection.




图 12. Example USB-PD Multi-Drop Configuration

8.3.2 Power Management

The TPS65987DDJ power management block receives power and generates voltages to provide power to the TPS65987DDJ internal circuitry. These generated power rails are LDO_3V3 and LDO_1V8. LDO_3V3 may also be used as a low power output for external flash memory. The power supply path is shown in 8 13.




图 13. Power Supplies

The TPS65987DDJ is powered from either VIN_3V3, VBUS1, or VBUS2. The normal power supply input is VIN3V3. In this mode, current flows from VIN_3V3 to LDO3V3 to power the core 3.3-V circuitry and I/Os. A second LDO steps the voltage down from LDO_3V3 to LDO_1V8 to power the 1.8-V core digital circuitry. When VIn_3V3 power is unavailable and power is available on VBUS1 or VBUS2, the TPS65987DDJ is powered from VBUS. In this mode, the voltage on VBUS1 or VBUS 2 is stepped down through an LDO to LDO_3V3.

8.3.2.1 Power-On And Supervisory Functions

A power-on reset (POR) circuit monitors each supply. This POR allows active circuitry to turn on only when a good supply is present.



Feature Description (接下页)

8.3.2.2 VBUS LDO

The TPS65987DDJ contains an internal high-voltage LDO which is capable of converting up to 22 V from VBUS to 3.3 V for powering internal device circuitry. The VBUS LDO is only used during dead battery operation while the VIN_3V3 supply is not present. The VBUS LDO may be powered from either VBUS1 or VBUS2. The path connecting each VBUS to the internal LDO blocks reverse current, preventing power on one VBUS from leaking to the other. When power is present on both VBUS inputs, the internal LDO draws current from both VBUS pins.

8.3.2.3 Supply Switch Over

VIN_3V3 takes precedence over VBUS, meaning that when both supply voltages are present the TPS65987DDJ powers from VIN_3V3. See \$\bigsepsilon\$ 13 for a diagram showing the power supply path block. There are two cases in which a power supply switch-over occurs. The first is when VBUS is present first and then VIN_3V3 becomes available. In this case, the supply automatically switches over to VIN_3V3 and brown-out prevention is verified by design. The other way a supply switch-over occurs is when both supplies are present and VIN_3V3 is removed and falls below 2.85 V. In this case, a hard reset of the TPS65987DDJ is initiated by device firmware, prompting a re-boot.

8.3.3 Port Power Switches

The figure below shows the TPS65987DDJ internal power paths. The TPS65987DDJ features two internal high-voltage power paths. Each path contains two back to back common drain N-Fets, current monitor, overvoltage monitor, undervoltage monitor, and temperature sensing circuitry. Each path may conduct up to 5 A safely. Additional external paths may be controlled through the TPS65987DDJ GPIOs.




图 14. Port Power Switches



Feature Description (接下页)

8.3.3.1 PP HV Power Switch

The TPS65987DDJ has two integrated bi-directional high-voltage switches that are rated for up to 5 A of current. Each switch may be used as either a sink or source path for supporting USB-PD power up to 20 V at 5 A of current.

注

The power paths can sustain up to 5 A of continuous current as long as the internal junction temperature of each path remains below 150°C. Care should be taken to follow the layout recommendations described in Thermal Dissipation for FET Drain Pads

注

It is recommended to use PPHV1 as a sink path and PPHV2 as a source path.

8.3.3.1.1 PP_HV Overcurrent Clamp

The internal source PP_HV path has an integrated overcurrent clamp circuit. The current through the internal PP_HV paths are current limited to I_{OCC} . The I_{OCC} value is selected by application firmware and only enabled while acting as a source. When the current through the switch exceeds I_{OCC} , the current clamping circuit activates and the path behaves as a constant current source. If the duration of the overcurrent event exceeds the deglitch time, the switch is latched off.

8.3.3.1.2 PP HV Overcurrent Protection

The TPS65987DDJ continuously monitors the forward voltage drop across the internal power switches. When a forward drop corresponding to a forward current of I_{OCP} is detected the internal power switch is latched off to protect the internal switches as well as upstream power supplies.

8.3.3.1.3 PP_HV OVP and UVP

Both the overvoltage and undervoltage protection levels are configured by application firmware. When the voltage on a port's VBUS pin exceeds the set overvoltage threshold or falls below the set undervoltage threshold the associated PP HV path is automatically disabled.

8.3.3.1.4 PP_HV Reverse Current Protection

The TPS65987DDJ reverse current protection has two modes of operation: Comparator Mode and Ideal Diode Mode. Both modes disable the power switch in cases of reverse current. The comparator protection mode is enabled when the switch is operating as a source, while the ideal diode protection is enabled while operating as a sink.

In the Comparator mode of reverse current protection, the power switch is allowed to behave resistively until the current reaches the amount calculated in 公式 1 and then blocks reverse current from VBUS to PP_HV. 图 15 shows the diode behavior of the switch with comparator mode enabled.

$$IREVHV = VREVHV/RPPHV$$
 (1)




图 15. Comparator Mode (Source) Internal HV Switch I-V Curve

ZHCSJP1 - MAY 2019 www.ti.com.cn

Feature Description (接下页)

In the Ideal Diode mode of reverse current protection, the switch behaves as an ideal diode and blocks reverse current from PP_HV to VBUS. 8 16 shows the diode behavior of the switch with ideal diode mode enabled.




图 16. Ideal Diode Mode (Sink) Internal HV Switch I-V Curve

8.3.3.2 Schottky for Current Surge Protection

To prevent the possibility of large ground currents into the TPS65987DDJ during sudden disconnects due to inductive effects in a cable, it is recommended that a Schottky diode be placed from VBUS to ground as shown in 图 17.




图 17. Schottky for Current Surge Protection

8.3.3.3 PP EXT Power Path Control

GPIO16 and GPIO17 of the TPS65987DDJ are intended for control of additional external power paths. These GPIO are active high when configured for external path control and disables in response to an OVP or UVP event. Overcurrent protection and thermal shutdown are not available for external power paths controlled by GPIO16 and GPIO17.

注

GPIO16 and GPIO17 must be pulled to ground through an external pull-down resistor when used as external path control signals.

TEXAS INSTRUMENTS

Feature Description (接下页)

8.3.3.4 PP CABLE Power Switch

The TPS65987DDJ has an integrated 5-V unidirectional power mux that is rated for up to 600 mA of current. The mux may supply power to either of the port CC pins for use as VCONN power.

8.3.3.4.1 PP CABLE Overcurrent Protection

When enabled and providing VCONN power the TPS65987DDJ PP_CABLE power switches have a 600-mA current limit. When the current through the PP_CABLE switch exceeds 600 mA, the current limiting circuit activates and the switch behaves as a constant current source. The switches do not have reverse current blocking when the switch is enabled and current is flowing to either C_CC1 or C_CC2.

8.3.3.4.2 PP_CABLE Input Good Monitor

The TPS65987DDJ monitors the voltage at the PP_CABLE pins prior to enabling the power switch. If the voltage at PP_CABLE exceeds the input good threshold the switch is allowed to close, otherwise the switch remains open. Once the switch has been enabled, PP_CABLE is allowed to fall below the input good threshold.

8.3.3.5 VBUS transition to VSAFE5V

The TPS65987DDJ has an integrated active pull-down on VBUS for transitioning from high voltage to VSAFE5V. When the high voltage switch is disabled and VBUS > VSAFE5V, an amplifier turns on a current source and pulls down on VBUS. The amplifier implements active slew rate control by adjusting the pull-down current to prevent the slew rate from exceeding specification. When VBUS falls to VSAFE5V, the pull-down is turned off.

8.3.3.6 VBUS Transition to VSAFE0V

When VBUS transitions to near 0 V (VSAFE0V), the pull-down circuit in is turned on until VBUS reaches VSAFE0V. This transition occurs within time TSAFE0V.

8.3.4 Cable Plug and Orientation Detection

■ 18 shows the plug and orientation detection block at each C_CCn pin (C_CC1, C_CC2). Each pin has identical detection circuitry.

Feature Description (接下页)




图 18. Plug and Orientation Detection Block

8.3.4.1 Configured as a DFP

When one of the TPS65987DDJ ports is configured as a DFP, the device detects when a cable or a UFP is attached using the C_CC1 and C_CC2 pins. When in a disconnected state, the TPS65987DDJ monitors the voltages on these pins to determine what, if anything, is connected. See USB Type-C Specification for more information.

表 1 shows the Cable Detect States for a DFP.

表 1. Cable Detect States for a DFP

C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION
Open	Open	Nothing attached	Continue monitoring both C_CC pins for attach. Power is not applied to VBUS or VCONN until a UFP connect is detected.
Rd	Open	UFP attached	Monitor C_CC1 for detach. Power is applied to VBUS but not to VCONN (C_CC2).
Open	Rd	UFP attached	Monitor C_CC2 for detach. Power is applied to VBUS but not to VCONN (C_CC1).
Ra	Open	Powered Cable-No UFP attached	Monitor C_CC2 for a UFP attach and C_CC1 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Open	Ra	Powered Cable-No UFP attached	Monitor C_CC1 for a UFP attach and C_CC2 for cable detach. Power is not applied to VBUS or VCONN (C_CC1) until a UFP attach is detected.
Ra	Rd	Powered Cable-UFP Attached	Provide power on VBUS and VCONN (C_CC1) then monitor C_CC2 for a UFP detach. C_CC1 is not monitored for a detach.
Rd	Ra	Powered Cable-UFP attached	Provide power on VBUS and VCONN (C_CC2) then monitor C_CC1 for a UFP detach. C_CC2 is not monitored for a detach.
Rd	Rd	Debug Accessory Mode attached	Sense either C_CC pin for detach.

ZHCSJP1 – MAY 2019 www.ti.com.cn



Feature Description (接下页)

表 1. Cable Detect States for a DFP (接下页)

C_CC1	C_CC2	CONNECTION STATE	RESULTING ACTION
Ra	Ra	Audio Adapter Accessory Mode attached	Sense either C_CC pin for detach.

When a TPS65987DDJ port is configured as a DFP, a current IH_CC is driven out each C_CCn pin and each pin is monitored for different states. When a UFP is attached to the pin a pull-down resistance of Rd to GND exists. The current IH_CC is then forced across the resistance Rd generating a voltage at the C_CCn pin.

When configured as a DFP advertising Default USB current sourcing capability, the TPS65987DDJ applies IH_CC_USB to each C_CCn pin. When a UFP with a pull-down resistance Rd is attached, the voltage on the C_CCn pin pulls below VH_CCD_USB. The TPS65987DDJ can be configured to advertise default (500 mA or 900 mA), 1.5-A and 3-A sourcing capabilities when acting as a DFP.

When the C_CCn pin is connected to an active cable VCONN input, the pull-down resistance is different (Ra). In this case the voltage on the C_CCn pin will pull below VH_CCA_USB/1P5/3P0 and the system recognizes the active cable.

The VH_CCD_USB/1P5/3P0 thresholds are monitored to detect a disconnection from each of these cases respectively. When a connection has been recognized and the voltage on the C_CCn pin rises above the VH_CCD_USB/1P5/3P0 threshold, the system registers a disconnection.

8.3.4.2 Configured as a UFP

When a TPS65987DDJ port is configured as a UFP, the TPS65987DDJ presents a pull-down resistance RD_CC on each C_CCn pin and waits for a DFP to attach and pull-up the voltage on the pin. The DFP pulls-up the C_CCn pin by applying either a resistance or a current. The UFP detects an attachment by the presence of VBUS. The UFP determines the advertised current from the DFP by the pull-up applied to the C_CCn pin.

8.3.4.3 Configured as a DRP

When a TPS65987DDJ port is configured as a DRP, the TPS65987DDJ alternates the port's C_CCn pins between the pull-down resistance, Rd, and pull-up current source, Rp.

8.3.4.4 Fast Role Swap Signaling

The TPS65987DDJ cable plug block contains additional circuitry that may be used to support the Fast Role Swap (FRS) behavior defined in the USB Power Delivery Specification. The circuitry provided for this functionality is detailed in

19.




图 19. Fast Role Swap Detection and Signaling



When a TPS65987DDJ port is operating as a sink with FRS enabled, the TPS65987DDJ monitors the CC pin voltage. If the CC voltage falls below VTH_FRS a fast role swap situation is detected and signaled to the digital core. When this signal is detected the TPS65987DDJ ceases operating as a sink and begin operating as a source.

When a TPS65987DDJ port is operating as a source with FRS enabled, the TPS65987DDJ digital core can signal to the connected port partner that a fast role swap is required by enabling the R_FRSWAP pull down on the connected CC pin. When this signal is sent the TPS65987DDJ ceases operating as the source and begin operating as a sink.

8.3.5 Dead Battery Operation

8.3.5.1 Dead Battery Advertisement

The TPS65987DDJ supports booting from no-battery or dead-battery conditions by receiving power from VBUS. Type-C USB ports require a sink to present Rd on the CC pin before a USB Type-C source provides a voltage on VBUS. The TPS65987DDJ hardware is configured to present this Rd during a dead-battery or no-battery condition. Additional circuitry provides a mechanism to turn off this Rd once the device no longer requires power from VBUS. ₹ 20 shows the configuration of the C_CCn pins, and elaborates on the basic cable plug and orientation detection block shown in ₹ 18. A resistance R_RPD is connected to the gate of the pull-down FET on each C_CCn pin. During normal operation when configured as a sink, RD is RD_CC; however, while dead-battery or no-battery conditions exist, the resistance is un-trimmed and is RD_DB. When RD_DB is presented during dead-battery or no-battery, application code switches to RD_CC.




图 20. Dead Battery Pull-Down Resistor

In this case, the gate driver for the pull-down FET is Hi-Z at its output. When an external connection pulls up on C_CCn (the case when connected to a DFP advertising with a pull-up resistance Rp or pull-up current), the connection through R_RPD pulls up on the FET gate turning on the pull-down through RD_DB. In this condition, the C_CCn pin acts as a clamp VTH_DB in series with the resistance RD_DB.

8.3.5.2 BUSPOWER (ADCIN1)

The BUSPOWER input to the internal ADC controls the behavior of the TPS65987DDJ in response to VBUS being supplied during a dead battery condition. The pin must be externally tied to the LDO_3V3 output via a resistive divider. At power-up the ADC converts the BUSPOWER voltage and the digital core uses this value to determine start-up behavior. It is recommended to tie ADCin1 to LDO_3V3 through a resistor divider as shown in 21. For more information about how to use the ADCIN1 pin to configure the TPS65987DDJ, see the Boot section.




图 21. ADCIN1 Resistor Divider

注

Devices implementing the BP_WaitFor3V3_External configuration must use GPIO16 for external sink path control.

8.3.6 Battery Charger Detection and Advertisement

The battery charger (BC1.2) block integrates circuitry to detect when the connected entity on the USB D+/D-pins is a BC1.2 compliant charger, as well as advertise BC1.2 charging capabilities to connected devices. To enable the required detection and advertisement mechanisms, the block integrates various voltage sources, currents, and resistances. shows the connection of these elements to the TPS65987DDJ C_USB_P and C_USB_N pins.






图 22. Battery Charger Detection and Advertisement

注

The pull-up and pull-down resistors required by the USB2 standard for a USB host or device are not provided by the TPS65987DDJ and must be provided externally to the device in final applications.

8.3.6.1 BC1.2 Data Contact Detect

The Data Contact Detect follows the definition in the USB BC1.2 specification. The detection scheme sources a current IDP_SRC into the D+ pin of the USB connection. The current is sourced into the C_USB_P D+ pin. A resistance RDM_DWN is connected between the D- pin and GND. The current source IDP_SRC and the pull-down resistance RDM_DWN, is activated during data contact detection.

8.3.6.2 BC1.2 Primary and Secondary Detection

The Primary and Secondary Detection follow the USB BC1.2 specification. This detection scheme looks for a resistance between D+ and D- lines by forcing a known voltage on the first line, forcing a current sink on the second line and then reading the voltage on the second line using the ADC integrated in the TPS65987DDJ. The voltage source VDX_SRC and the current source IDX_SNK, are activated during primary and secondary detection.

8.3.6.3 Charging Downstream Port Advertisement

The Charging Downstream Port (CDP) advertisement follows the USB BC1.2 specification. The advertisement scheme monitors the D+ line using the ADC. When a voltage of 0.6 V is seen on the D+ line, TPS65987DDJ forces a voltage of 0.6 V on the D- line until the D+ goes low. The voltage source VDX_SRC and the current source IDX_SNK, are activated during CDP advertisement. CDP advertisement takes place with the USB Host 15-k Ω pull-down resistors on the D+ and D- lines from the USB Host Transceiver, because after CDP negotiation takes place on the D+/D- lines, USB2.0 data transmission begins.

8.3.6.4 Dedicated Charging Port Advertisement

The Dedicated Charging Port (DCP) advertisement follows the USB BC1.2 specification (Shorted Mode per BC1.2) and the YD/T 1591-2009 specification. The advertisement scheme shorts the D+ and D- lines through the RDCP_DAT resistor.



8.3.6.5 2.7-V Divider3 Mode Advertisement

The 2.7-V Divider3 Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V_DIV on D+ with an R_DIV output impedance and V_DIV on D- with an R_DIV output impedance. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 2.7-V Divider3 Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2.4 A of current.

8.3.6.6 1.2-V Mode Advertisement

The 1.2-V Mode is a proprietary advertisement scheme used to charge popular devices in the market. This advertisement places V_1.2 V on D- with an R_1.2 V output impedance and shorts D+ and D- together through the RDCP_DAT resistor. With this advertisement scheme present on D+ and D-, specific popular devices are allowed to pull more than 1.5 A of current from VBUS. If enabling 1.2-V Mode advertisement on a port, it is recommended that VBUS be able to supply at least 2 A of current.

8.3.6.7 DCP Auto Mode Advertisement

The DCP Auto Mode Advertisement scheme is a special scheme that automatically advertises the correct charging scheme depending on the device attached to the USB port. If a device that detects Dedicated Charging Port Advertisement is connected, the DCP Advertising scheme will automatically be placed on D+/D-. If a device that detects 2.7-V Divider3 Mode Advertising scheme will automatically be placed on D+/D-. Likewise, if a device that detects 1.2-V Mode Advertisement is connected, the 1.2-V Mode Advertising scheme will automatically be placed on D+/D-. The TPS65987DDJ DCP Auto Mode Advertisement circuit is able to place the correct advertisement scheme on D+/D- without needing to discharge VBUS.

8.3.7 ADC

The TPS65987DDJ integrated ADC is accessible to internal firmware only. The ADC reads are not available for external use.

8.3.8 DisplayPort HPD

To enable HPD signaling through PD messaging, a single pin is used as the HPD input and output for each port. When events occur on these pins during a DisplayPort connection though the Type-C connector (configured by firmware), hardware timers trigger and interrupt the digital core to indicate needed PD messaging. When one of the TPS65987DDJ's ports is operating as a DP source, its corresponding HPD pin operates as an output (HPD TX), and when a port is operating as a DP sink, its corresponding HPD pin operates as an input (HPD RX). When DisplayPort is not enabled via firmware the HPD pin operates as a generic GPIO (GPIO3).

8.3.9 Digital Interfaces

The TPS65987DDJ contains several different digital interfaces which may be used for communicating with other devices. The available interfaces include three I²C ports (I²C1 is a Master/Slave, I²C2 is a Slave, and I²C3 is a Master), one SPI master, and 12 additional GPIOs.

8.3.9.1 General GPIO

₹ 23 shows the GPIO I/O buffer for all GPIOn pins. GPIOn pins can be mapped to USB Type-C, USB PD, and application-specific events to control other ICs, interrupt a host processor, or receive input from another IC. This buffer is configurable to be a push-pull output, a weak push-pull, or open drain output. When configured as an input, the signal can be a de-glitched digital input. The push-pull output is a simple CMOS output with independent pull-down control allowing open-drain connections. The weak push-pull is also a CMOS output, but with GPIO_RPU resistance in series with the drain. The supply voltage to the output buffer is LDO_3V3 and LDO_1V8 to the input buffer. When interfacing with non 3.3-V I/O devices the output buffer may be configured as an open drain output and an external pull-up resistor attached to the GPIO pin. The pull-up and pull-down output drivers are independently controlled from the input and are enabled or disabled via application code in the digital core.







图 23. General GPIO Buffer

8.3.9.2 I2C

The TPS65987DDJ features three I^2C interfaces. The I^2C1 interface is configurable to operate as a master or slave. The I^2C2 interface may only operate as a slave. The I^2C3 interface may only operate as a master. The I^2C I/O driver is shown in 24. This I/O consists of an open-drain output and in input comparator with de-glitching. The I^2C input thresholds are set by LDO_1V8 and by default.



8.3.9.3 SPI

The TPS65987DDJ has a single SPI master interface for use with external memory devices.

■ 25 shows the I/O buffers for the SPI interface.




图 25. SPI buffer

8.3.10 Digital Core

The figure below shows a simplified block diagram of the digital core.






图 26. Digital Core Block Diagram

8.3.11 I²C Interfaces

The TPS65987DDJ has three I²C interface ports. I²C Port 1 is comprised of the I2C1_SDA, I2C1_SCL, and I2C1_IRQ1 pins. I²C Port 2 is comprised of the I2C2_SDA, I2C2_SCL, and I2C2_IRQ pins. These interfaces provide general status information about the TPS65987DDJ, as well as the ability to control the TPS65987DDJ behavior, as well as providing information about connections detected at the USB-C receptacle and supporting communications to/from a connected device and/or cable supporting BMC USB-PD. I²C Port 3 is comprised of the I2C3_SDA, I2C3_SCL, and I2C3_IRQ1 pins. This interface is used as a general I²C master to control external I²C devices such as a super-speed mux or re-timer.

The first port can be a master or a slave, but the default behavior is to be a slave. The second port operates as a slave only. Port 1 and Port 2 are interchangeable as slaves. Both Port1 and Port2 operate in the same way and has the same access in and out of the core. An interrupt mask is set for each that determines what events are interrupted on that given port. Port 3 operates as a master only.

8.3.11.1 PC Interface Description

The TPS65987DDJ support Standard and Fast mode I²C interface. The bidirectional I²C bus consists of the serial clock (SCL) and serial data (SDA) lines. Both lines must be connected to a supply through a pull-up resistor. Data transfer may be initiated only when the bus is not busy.

A master sending a Start condition, a high-to-low transition on the SDA input/output, while the SCL input is high initiates I^2C communication. After the Start condition, the device address byte is sent, most significant bit (MSB) first, including the data direction bit (R/W).

After receiving the valid address byte, this device responds with an acknowledge (ACK), a low on the SDA input and output during the high of the ACK-related clock pulse. On the I²C bus, only one data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high pulse of the clock period as changes in the data line at this time are interpreted as control commands (Start or Stop). The master sends a Stop condition, a low-to-high transition on the SDA input and output while the SCL input is high.

Any number of data bytes can be transferred from the transmitter to receiver between the Start and the Stop conditions. Each byte of eight bits is followed by one ACK bit. The transmitter must release the SDA line before the receiver can send an ACK bit. The device that acknowledges must pull down the SDA line during the ACK clock pulse, so that the SDA line is stable low during the high pulse of the ACK-related clock period. When a slave receiver is addressed, it must generate an ACK after each byte is received. Similarly, the master must generate an ACK after each byte that it receives from the slave transmitter. Setup and hold times must be met to ensure proper operation.

A master receiver signals an end of data to the slave transmitter by not generating an acknowledge (NACK) after the last byte has been clocked out of the slave. The master receiver holding the SDA line high does this. In this event, the transmitter must release the data line to enable the master to generate a Stop condition.

图 27 shows the start and stop conditions of the transfer. 图 28 shows the SDA and SCL signals for transferring a bit. 图 29 shows a data transfer sequence with the ACK or NACK at the last clock pulse.




图 27. I²C Definition of Start and Stop Conditions




图 28. I²C Bit Transfer



www.ti.com.cn ZHCSJP1 – MAY 2019




图 29. I²C Acknowledgment

8.3.11.2 PC Clock Stretching

The TPS65987DDJ features clock stretching for the I²C protocol. The TPS65987DDJ slave I²C port may hold the clock line (SCL) low after receiving (or sending) a byte, indicating that it is not yet ready to process more data. The master communicating with the slave must not finish the transmission of the current bit and must wait until the clock line actually goes high. When the slave is clock stretching, the clock line remains low.

The master must wait until it observes the clock line transitioning high plus an additional minimum time (4 μ s for standard 100 kbps I²C) before pulling the clock low again.

Any clock pulse may be stretched but typically it is the interval before or after the acknowledgment bit.

8.3.11.3 PC Address Setting

The boot flow sets the hardware configurable unique I^2C address of the TPS65987DDJ before the port is enabled to respond to I^2C transactions. For the I2C1 interface, the unique I^2C address is determined by the analog level set by the analog ADCIN2 pin (three bits) as shown in $\frac{1}{2}$ 2.

表 2. I²C Default Unique Address I2C1

Default I ² C Unique Address								
Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0							
0	0 1 0 0 I2C_ADDR_DECODE[2:0] R/W					R/W		
	Note 1: Any bit is maskable for each port independently providing firmware override of the I ² C address.							

For the I2C2 interface, the unique I²C address is a fixed value as shown in 表 3.

表 3. I²C Default Unique Address I2C2

Default I ² C Unique Address							
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	1	1	1	0	0	0	R/W
	Note 1: Any bit is maskable for each port independently, providing firmware override of the I ² C address.						

注

The TPS65987DDJ I2C address values are set and controlled by device firmware. Certain firmware configurations may override the presented address settings.

ZHCSJP1 – MAY 2019 www.ti.com.cn

TEXAS INSTRUMENTS

8.3.11.4 Unique Address Interface




图 31. I²C Unique Address Read Register Protocol




图 32. I²C Read/Write Protocol Key

8.3.11.5 f C Pin Address Setting (ADCIN2)

To enable the setting of multiple I²C addresses using a single TPS65987DDJ pin, a resistor divider is placed externally on the ADCIN2 pin. The internal ADC then decodes the address from this divider value. 图 33 shows the decoding.



www.ti.com.cn




图 33. I²C Address Divider

表 4 lists the external divider needed to set bits [3:1] of the I²C Unique Address.

 DIV = R2/(R1+R2)⁽¹⁾
 I²C UNIQUE ADDRESS [3:1]

 DIV_min
 DIV_max
 I2C_ADDR_DECODE

 Short ADCIN2 to GND
 000b

 0.20
 0.38
 001b

 0.40
 0.58
 010b

 Short ADCIN2 to LDO_3V3
 011b

表 4. I²C Address Selection

8.3.12 SPI Master Interface

The TPS65987DDJ loads any ROM patch and-or configuration from flash memory during the boot sequence. The TPS65987DDJ is designed to power the flash from LDO_3V3 in order to support dead-battery or no-battery conditions, and therefore pull-up resistors used for the flash memory must be tied to LDO_3V3. The flash memory IC must support 12 MHz SPI clock frequency. The size of the flash must be at least 64 kB. The SPI master of the TPS65987DDJ supports SPI Mode 0. For Mode 0, data delay is defined s0 that data is output on the same cycle as chip select (SPI_SS pin) becomes active. The chip select polarity is active-low. The clock phase is defined such that data (on the SPI_MISO and SPI_MOSI pins) is shifted out on the falling edge of the clock (SPI_CLK pin) and data is sampled on the rising edge of the clock. The clock polarity for chip select is defined such that when data is not being transferred the SPI_CLK pin is held (or idling) low. The minimum erasable sector size of the flash must be 4 KB. The W25X05CL or similar is recommended.

⁽¹⁾ External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

8.3.13 Thermal Shutdown

The TPS65987DDJ features a central thermal shutdown as well as independent thermal sensors for each internal power path. The central thermal shutdown monitors the overall temperature of the die and disables all functions except for supervisory circuitry when die temperature goes above a rising temperature of TSD_MAIN. The temperature shutdown has a hysteresis of TSDH_MAIN and when the temperature falls back below this value, the device resumes normal operation.

The power path thermal shutdown monitors the temperature of each internal power path and disables the power path in response to an overtemperature event. Once the temperature falls below TSDH_PWR the path can be configured to resume operation or remain disabled until re-enabled by firmware.

8.3.14 Oscillators

The TPS65987DDJ has two independent oscillators for generating internal clock domains. A 24-MHz oscillator generates clocks for the core during normal operation. A 100-kHz oscillator generates clocks for various timers and clocking the core during low power states.

8.4 Device Functional Modes

8.4.1 Boot

At initial power on the device goes through a boot routine. This routine is responsible for initializing device register values and loading device patch and configuration bundles. The device's functional behavior after boot can be configured through the use of pin straps on the SPI_MISO and ADCIN1 pins as shown in 表 5.

SPI_MISO		Dead Battery Mode	Device Configuration		
	DIV MIN	DIV MAX		·	
1	0.00	0.18	BP_NoResponse	Safe Configuration	
1	0.20	0.28	BP_WaitFor3V3_Internal	Safe Configuration	
1	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
1	0.40	0.48	BP_WaitFor3V3_External	Safe Configuration	
1	0.50	0.58	BP_ECWait_External	Infinite Wait	
1	0.60	1.00	BP_NoWait	Safe Configuration	
0	0.10	0.18	BP_NoResponse	Configuration 1	
0	0.20	0.28	BP_NoResponse	Configuration 2	
0	0.30	0.38	BP_ECWait_Internal	Infinite Wait	
0	0.40	0.48	BP_NoWait	Configuration 3	
0	0.50	0.58	BP_ECWait_External	Infinite Wait	
0	0.60	0.68	BP_NoResponse	Configuration 4	
0	0.70	0.78	BP_NoWait	Reserved	
0	0.80	0.88	BP_NoResponse	Reserved	
0	0.90	1.00	BP_NoWait	Configuration 5	

⁽¹⁾ External resistor tolerance of 1% is required. Resistor values must be chosen to yield a DIV value centered nominally between listed MIN and MAX values.

The pin strapping configures two different parameters, Dead battery mode and device configuration. The dead battery mode selects device behavior when powered from VBUS. The dead battery mode behaviors are detailed in 表 6.

表 6. Dead Battery Configurations

CONFIGURATION	DESCRIPTION	
BP_NoResponse	No power switch is enabled and the device does not start-up until VIN_3V3 is present	



ZHCSJP1 - MAY 2019 www.ti.com.cn

表 6. Dead Battery Configurations (接下页)

CONFIGURATION	DESCRIPTION
BP_WaitFor3V3_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_WaitFor3V3_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device does not continue to start-up or attempt to load device configurations until VIN_3V3 is present.
BP_ECWait_Internal	The internal power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_ECWait_External	The external power switch from VBUSx to PP_HVx is enabled for the port receiving power. The device infinitely tries to load configuration.
BP_NoWait	The device continues to start-up and attempts to load configurations while receiving power from VBUS. Once configuration is loaded the appropriate power switch is closed based on the loaded configuration.

Devices implementing the BP_WaitFor3V3_External or BP_ECWait_External configuration must use GPIO16 for external sink path control, while devices implementing the BP_WaitFor3V3_Internal or BP_ECWait_Internal must use PPHV1 as the sink path.

When powering up from VIN 3V3 or VBUS the device will attempt to load configuration information from the SPI or I2C digital interfaces. The device configuration settings select the device behavior should configuration information not be available during the device boot process. 表 7 shows the device behavior for each device configuration setting.

表 7. Device Default Configurations

Configuration	Description			
Safe	Ports disabled, if powered from VBUS operates a legacy sink			
Infinite Wait	Device infinitely waits in boot state for configuration information			
Configuration 1	DFP only (Internal Switch) 5 V at 3-A Source capability USB Type-C Only (No PD)			
Configuration 2	DFP only (Internal Switch) 45-W Source (5/9/15/20-V Output) TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled			
Configuration 3	UFP only (Internal Switch) 5-20 V at 0.9 - 3.0-A Sink capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled			
Configuration 4	DFP only (Internal Switch) 60-W Source (5/9/15/20-V Output) TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled			
Configuration 5	UFP only (External Switch)) 5-20 V at 0.9-3.0-A Sink capability 5 V at 3.0-A Source capability TBT Alternate Modes not enabled DisplayPort Alternate Modes not enabled			

8.4.2 Power States

The TPS65987DDJ may operate in one of three different power states: Active, Idle, or Sleep. The functionality available in each state is summarized in 表 8.

表 8. Power States

	ACTIVE	IDLE	SLEEP		
Type-C State					



表 8. Power States (接下页)

	ACTIVE	IDLE	SLEEP		
Type-C State	Connected or Unconnected	Connected or Unconnected	Unconnected		
Type-C Port 2 State	Connected or Unconnected	Connected or Unconnected	Unconnected		
LDO_3V3 ⁽¹⁾	Valid	Valid	Valid		
LDO_1V8	Valid	Valid	Valid		
	Oscillate	or Status			
Digital Core Clock Frequency	12 MHz	4 MHz - 6 MHz	100 kHz		
100-kHz Oscillator Status	Enabled	Enabled	Enabled		
24-MHz Oscillator Status	Enabled	Enabled	Disabled		
	Available	Features			
Type-C Detection	Yes	Yes	Yes		
PD Communication	Yes	No	No		
I2C Communication	Yes	Yes	No		
SPI Communication	Yes	No	No		
Wake Events					
Wake on Attach/Detach	N/A	Yes	Yes		
Wake on PD Communication	N/A	Yes ⁽²⁾	No		
Wake on I2C Communication	N/A	Yes	Yes		

⁽¹⁾ LDO_3V3 may be generated from either VIN_3V3 or VBUS. If LDO_3V3 is generated from VBUS, TPS65987DDJ port only operate as sinks.

⁽²⁾ Wake up from Idle to Active upon a PD message is supported however the first PD message received is lost.

ZHCSJP1 -MAY 2019 www.ti.com.cn

Application and Implementation


注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS65987DDJ firmware implements a host interface over I²C to allow for the configuration and control of all device options. Initial device configuration is configured through a configuration bundle loaded onto the device during boot. The bundle may be loaded via I²C or SPI. The TPS65987DDJ configuration bundle and host interface allow the device to be customized for each specific application. The configuration bundle can be generated through the Application Customization Tool.

9.2 Typical Application






图 34. Example Schematic

9.2.1 Type-C VBUS Design Considerations

USB Type-C and PD allows for voltages up to 20 V with currents up to 5 A. This introduces power levels that could damage components touching or hanging off of VBUS. Under normal conditions, all high power PD contracts should start at 5 V and then transition to a higher voltage. However, there some devices that are not compliant to the USB Type-C and Power Delivery standards and could have 20 V on VBUS. This could cause a 20-V hot plug that can ring above 30 V. Adequate design considerations are recommended below for these noncompliant devices.

ZHCSJP1 – MAY 2019 www.ti.com.cn



Typical Application (接下页)

9.2.1.1 Design Requirements

表 9 shows VBUS conditions that can be introduced to a USB Type-C and PD Sink. The system should be able to handle these conditions to ensure that the system is protected from non-compliant and/or damaged USB PD sources. A USB Sink should be able to protect from the following conditions being applied to its VBUS. The Detailed Design Procedure section explains how to protect from these conditions.

表 9. VBUS Conditions

CONDITION	VOLTAGE APPLIED	
Abnormal VBUS Hot Plug	4 V - 21.5 V	
VBUS Transient Spikes	4 V - 43 V	

9.2.1.2 Detailed Design Procedure

9.2.1.2.1 Type-C Connector VBUS Capacitors




图 35. Type-C Connector VBUS Capacitors

The first level of protection starts at the Type-C connector and the VBUS pin capacitors. These capacitors help filter out high frequency noise but can also help absorb short voltage transients. Each VBUS pin should have a 10-nF capacitor rated at or above 25 V and placed as close to the pin as possible. The GND pin on the capacitors should have very short path to GND on the connector. The derating factor of ceramic capacitors should be taken into account as they can lose more than 50% of their effective capacitance when biased. Adding the VBUS capacitors can help reduce voltage spikes by 2 V to 3 V.

9.2.1.2.2 VBUS Schottky and TVS Diodes

Schottky diodes are used on VBUS to help absorb large GND currents when a Type-C cable is removed while drawing high current. The inductance in the cable will continue to draw current on VBUS until the energy stored is dissipated. Higher currents could cause the body diodes on IC devices connected to VBUS to conduct. When the current is high enough it could damage the body diodes of IC devices. Ideally a VBUS Schottky diode should have a lower forward voltage so it can turn on before any other body diodes on other IC devices. Schottky diodes on VBUS also help during hard shorts to GND which can occur with a faulty Type-C cable or damaged Type-C PD device. VBUS could ring below GND which could damage devices hanging off of VBUS. The Schottky diode will start to conduct once VBUS goes below the forward voltage. When the TPS65987DDJ is the only device connected to VBUS place the Schottky Diode close to the VBUS pin of the TPS65987DDJ. The two figures below show a short condition with and without a Schottky diode on VBUS. In \$\mathbb{Z}\$ 37 without the Schottky diode, VBUS rings 2 V below GND and oscillates after settling to 0 V. In \$\mathbb{Z}\$ 38 with the Schottky diode, VBUS drops 750 mV below GND (Schottky diode Vf) and the oscillations are minimized.



www.ti.com.cn

TVS Diodes help suppress and clamp transient voltages. Most TVS diodes can fully clamp around 10 ns and can keep the VBUS at their clamping voltage for a period of time. Looking at the clamping voltage of TVS diodes

keep the VBUS at their clamping voltage for a period of time. Looking at the clamping voltage of TVS diodes after they settle during a transient will help decide which TVS diode to use. The peak power rating of a TVS diode must be able to handle the worst case conditions in the system. A TVS diode can also act as a "pseudo schottky diode" as they will also start to conduct when VBUS goes below GND.

9.2.1.2.3 VBUS Snubber Circuit





图 36. VBUS Snubber

Another method of clamping the USB Type-C VBUS is to use a VBUS RC Snubber. An RC Snubber is a great solution because in general it is much smaller than a TVS diode, and typically more cost effective as well. An RC Snubber works by modifying the characteristic of the total RLC response in the USB Type-C cable hot-plug from being under-damped to critically-damped or over-damped. So rather than clamping the overvoltage directly, it actually changes the hot-plug response from under-damped to critically-damped, so the voltage on VBUS does not ring at all; so the voltage is limited, but without requiring a clamping element like a TVS diode.

However, the USB Type-C and Power Delivery specifications limit the range of capacitance that can be used on VBUS for the RC snubber. VBUS capacitance must have a minimum 1 μ F and a maximum of 10 μ F. The RC snubber values chosen support up to 4 m USB Type-C cable (maximum length allowed in the USB Type-C specification) being hot plugged, is to use 4.7- μ F capacitor in series with a 3.48- Ω resistor. In parallel with the RC Snubber a 1 μ F capacitor is used, which always ensures the minimum USB Type-C VBUS capacitance specification is met. This circuit can be seen in the figure above.

9.2.1.3 Application Curves




TEXAS INSTRUMENTS

9.2.2 Notebook Design Supporting PD Charging

The TPS65987DDJ works very well in single port Notebooks that support PD charging. The two internal power paths for the TPS65987DDJ source System 5 V on VBUS through the PPHV2 path and sink VBUS up to 20 V on PPHV1. The TPS65987DDJ integrated reverse current protection allows the designer to connect PPHV1 to another power source such as a standard barrel jack or proprietary dock connector power to charge the notebook battery. The System 5-V supplies power to PP_CABLE on the TPS65987DDJ to supply VCONN to Type-C e-marked cables and Type-C accessories. An embedded controller EC is used for additional control of the TPS65987DDJ and to relay information back to the operating system. An embedded controller enables features such as entering and exiting sleep modes, changing source and sink capabilities depending on the state of the battery, UCSI support, control alternate modes, etc.

9.2.2.1 USB and DisplayPort Notebook Supporting PD Charging

For systems that support USB and DisplayPort Data, the USB and DisplayPort sources are muxed to the Type-C connector through the TUSB1046 Super Speed mux. The TPS65987DDJ is capable of controlling the Super Speed Mux over I²C and will configure it according to the connection at the Type-C connector. The TPS65987DDJ can also set the configurations for the Super Speed mux equalizer settings for the USB Super Speed and DisplayPort Lanes through an initializing set of I²C writes. Note that I2C1 is the I²C master controlling the SS Mux and I2C2 is connected to the embedded controller. I2C1 can operate as an I²C master/slave and I2C2 can only operate as an I²C slave. Alternatively the Super Speed mux can be controlled through GPIO instead of I²C. The TPD6S300 provides Type-C protection features such as short to VBUS on the CC and SBU pins and ESD protection for the USB2 DN/P. See the figure below for the system block diagram.



Copyright © 2017, Texas Instruments Incorporated

图 39. USB and DisplayPort Notebook Supporting PD Charging

9.2.2.1.1 Design Requirements

The table below summarizes the Power Design parameters for an USB Type-C PD Notebook.

ZHCSJP1 - MAY 2019 www.ti.com.cn

表 10. Power Design Parameters

POWER DESIGN PARAMETERS	VALUE	CURRENT PATH
PPHV2 Input Voltage, Current	5 V, 1.5 A	VBUS Source
PP_CABLE1/2 Input Voltage, Current	5 V, 500 mA	VCONN Source
PPHV1 Voltage, Current	5 V – 20 V, 3 A (5 A Max)	VBUS Sink
VIN_3V3 Voltage, Current	3.3 V, 50 mA	Internal TPS65987DDJ Circuitry

9.2.2.1.2 Detailed Design Procedure

9.2.2.1.2.1 USB Power Delivery Source Capabilities

Most Type-C dongles (video and data) draw less than 900 mA and supplying 1.5 A on each Type-C port is sufficient for a notebook supporting USB and DisplayPort. 表 11 shows the PDO for the Type-C port.

表 11. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	1.5 A

9.2.2.1.2.2 USB Power Delivery Sink Capabilities

Most notebooks support buck and boost charging which allows them to charge the battery from 5 V to 20 V. USB PD sources must also follow the Source Power Rules defined by the USB Power Delivery specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers and adapters.

表 12. Sink PDOs

SINK PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5 A Max)

9.2.2.1.2.3 f

The table below summarizes the data capabilities of the notebook supporting USB3 and DisplayPort.

表 13. Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host
DisplayPort	DP1.4	Host DFP_D (Pin Assignment C, D, and E)

9.2.2.1.2.4 TUSB1046 Super Speed Mux GPIO Control

The TUSB1046 requires GPIO control in GPIO control mode to determine whether if there is USB or DisplayPort data connection. summarizes the TPS65987DDJ GPIO Events and the control pins for the TUSB1046. Note that the pin strapping on the TUSB1046 will set the GPIO control mode and the required equalizer settings. For more details refer to the TUSB1046 data sheet.

表 14. GPIO Events for Super Speed Mux


TPS65987DDJ GPIO EVENT	TUSB1046 CONTROL	
Port 0 Cable Orientation Event	FLIP	
Port 0 USB3 Event	CTL0	
Port 0 DP Mode Selection Event	CTL1	

ZHCSJP1 – MAY 2019 www.ti.com.cn



9.2.2.2 Thunderbolt Notebook Supporting PD Charging

A Thunderbolt system is capable of source USB, DisplayPort, and Thunderbolt data. There is an I²C connection between the TPS65987DDJ and the Thunderbolt controller. The TPS65987DDJ will determine the connection on the Type-C and will generate an interrupt to the Thunderbolt controller to generate the appropriate data output. An external mux for SBU may be needed to mux the LSTX/RX and AUX_P/N signal from the Thunderbolt controller to the Type-C Connector. The TPD6S300 provides additional protection such as short to VBUS on the CC and SBU pins and ESD for the USB2 DN/P. See 8 40 for a block diagram of the system.



Copyright © 2017, Texas Instruments Incorporated

图 40. Thunderbolt Notebook Supporting PD Charging

9.2.2.2.1 Design Requirements

表 15 summarizes the Power Design parameters for an USB Type-C PD Thunderbolt Notebook.

 POWER DESIGN PARAMETERS
 VALUE
 CURRENT PATH

 PPHV2 Input Voltage, Current
 5 V, 3 A
 VBUS Source

 PP_CABLE1/2 Input Voltage, Current
 5 V, 500 mA
 VCONN Source

 PPHV1 Voltage, Current
 5 V - 20 V, 3 A (5 A Max)
 VBUS Sink

 VIN_3V3 Voltage, Current
 3.3 V, 50 mA
 Internal TPS65987DDJ Circuitry

表 15. Power Design Parameters

9.2.2.2.2 Detailed Design Procedure

9.2.2.2.1 USB Power Delivery Source Capabilities

All Thunderbolt systems must support sourcing 5 V at 3 A (15 W). See the 表 16 for the PDO information.

表 16. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A



www.ti.com.cn

9.2.2.2.2 USB Power Delivery Sink Capabilities

Most notebooks support buck/boost charging which allows them to charge the battery from 5 V to 20 V. USB PD sources must also follow the Source Power Rules defined by the USB Power Delivery specification. It is recommended for notebooks to support all the voltages in the Source Power Rules to ensure compatibility with most PD chargers and adapters.

A			
SINK PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A (5 A Max)

表 17. Sink PDOs

9.2.2.2.3 Thunderbolt Supported Data Modes

Thunderbolt Controllers are capable of generating USB3, DisplayPort and Thunderbolt Data. The Thunderbolt controller is also capable of muxing the appropriate super speed signal to the Type-C connector. Thunderbolt systems do not need a super speed mux for the Type-C connector. 表 18 summarizes the data capabilities of each Type-C port supporting Thunderbolt.

	•	
PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Host
DisplayPort	DP1.4	Host DFP_D (Pin Assignment C, D, and E)
Thunderbolt	PCIe/DP	Host/Device

表 18. Data Capabilities

9.2.2.2.2.4 RESETN

The TPS65987DDJ and the Thunderbolt controller share the same flash and they must be able to access it at different times. The TPS65987DDJ will access the flash first to load its configuration and then the Thunderbolt controller will read the flash for its firmware. The TPS65987DDJ will hold the Thunderbolt controller in reset until it has read its configuration from the flash. GPIO 0 is reserved to act as the reset signal for the Thunderbolt controller. The RESET N (Thunderbolt Controller Master Reset) signal must also be gated by the 3.3-V supply to the Thunderbolt controller (VCC3P3_SX). When the RESET_N signal is de-asserted before the supply has come up it may put the Thunderbolt controller in a latched state. The RESET_N signal must be de-asserted at least 100 µs after the Thunderbolt Controller supply has come up. For dead battery operation the GPIO 0 signal should be "ANDed" with the 3.3-V supply to avoid de-asserting the RESETN when the Thunderbolt controller is not powered. The figure below shows the RESET N control with GPIO 0 and the 3.3-V supply. Alternatively, the EC could configure GPIO 0 to de-assert RESETN when the system has successfully booted.




图 41. RESETN Circuit

9.2.2.2.5 I2C Design Requirements

The I²C connection from the TPS65987DDJ and the Thunderbolt control allows the Thunderbolt controller to read the current data status from the TPS65987DDJ when there is a connection on the Type-C port. The Thunderbolt controller has an interrupt assigned for TPS65987DDJ and the Thunderbolt controller will read the I²C address corresponding to the Type-C port. The I2C2 on the TPS65987DDJ is always connected to the Thunderbolt controller and the I²C channel will respond to the 0x38 address.



9.2.2.2.2.6 TS3DS10224 SBU Mux for AUX and LSTX/RX

The SBU signals must be muxed from the Type-C connector to the Thunderbolt controller. The AUX for DisplayPort and LSTX/RX for Thunderbolt are connected to the TS3DS10224 and then muxed to the SBU pins. The SBU mux is controlled through GPIOs from the TPS65987DDJ. The table below shows the TPS65987DDJ GPIO events and the control signals from the TS3DS10224.

表 19. GPIO Events for SBU Mux

TPS65987DDJ GPIO EVENT	TS3DS10224 CONTROL	
Port 0 Cable Orientation Event	SAO, SBO	
Port 0 DP Mode Selection Event	ENA	
Port 0 TBT Event	ENB	
N/A	SAI tied to VCC	
N/A	SBI tied to GND	

The table below shows the connections for the AUX, LSTXRX, and SBU pins for the TS3DS10224.

表 20. TS3DS10224 Pin Connections

TS3DS10224 PIN	SIGNAL
INA+	SBU1
INA-	SBU2
OUTB0+	LSTX
OUTB0-	LSRX
OUTB1+	LSRX
OUTB1-	LSTX
OUTA0+	AUX_P
OUTA0-	AUX_N
OUTA1+	AUX_N
OUTA1-	AUX_P

9.2.2.2.7 Thunderbolt Flash Options

In most Thunderbolt systems the TPS65987DDJ will share the flash with the Thunderbolt controller. The flash contains the Thunderbolt Controller firmware and the configuration data for the TPS65987DDJ. shows the supported SPI flash options for Thunderbolt systems.

表 21. Flash Supported for Thunderbolt Systems

MANUFACTURER	PART NUMBER	SIZE
Winbond	W25Q80JVNIQ	8 Mb
Spansion	S25FL208K	8 Mb
AMIC	A25L080	8 Mb
Macronix	MX25L8006EM1I	8 Mb
Micron	M25PE80-VMN6TP	8 Mb
Micron	M25PX80-VMN6TP	8 Mb

9.2.2.3 USB and DisplayPort Dock with Bus-Powered and Self-Powered Support


A flexible dock application that can work either on Bus-Power or Self-Power takes advantage of the two integrated power paths. PPHV1 will sink power into the system when operating off Bus-Power and PPHV2 will source power on VBUS when powered. When the dock can operate in both modes it allows the end-user to use the dock in and out of an office.

The regulators that generate the required system voltages are powered from PPHV1 or the external dock supply. These rails powered from a main 3.3-V rail to ensure that the all the voltages required are valid in Bus-Powered and Self-Powered operation. This will also help for systems that support USB PD3.0 Fast Role Swap. There is a variable regulator to provide 5 V, 9 V, 15 V, and 20 V per the Power Delivery Rules.



ZHCSJP1 - MAY 2019 www.ti.com.cn

The Super Speed signals from the Type-C connector are muxed to USB and MST Hubs through the TUSB1064. The DisplayPort and USB signals from the Super Speed Mux will go to a MST and USB HUB to enable additional video and USB connectors. The TPS65987DDJ can control the TUSB1064 Super Speed mux through I²C or GPIO. The TPD6S300 provides additional protection such as short to VBUS on the CC and SBU pins and ESD for the USB2 DN/P. See for the system block diagram.



Copyright © 2017, Texas Instruments Incorporated

图 42. USB and DisplayPort Dock Block Diagram

9.2.2.3.1 Design Requirements

The table below summarizes the Power Design parameters for a USB Type-C PD docking system.

5. 				
POWER DESIGN PARAMETERS	VALUE	CURRENT PATH		
PPHV2 Input Voltage, Current	5 V/9 V/15 V/20 V, 3 A	VBUS Source		
PP_CABLE1/2 Input Voltage, Current	5 V, 500 mA	VCONN Source		
PPHV1 Voltage, Current	5 V, 1.5 A	VBUS Sink		
VIN 3V3 Voltage Current	3.3 V 50 mA	Internal TPS65987DDJ Circuitry		

表 22. Power Design Parameters

9.2.2.3.2 Detailed Design Procedure

9.2.2.3.2.1 USB Power Delivery Source Capabilities

When operating in Self-Powered mode the dock is recommended to support 60-W Power Delivery Rules to charge most systems. The table below shows the source PDO for the Type-C port.

表 23. Source PDOs

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO1	Fixed	5 V	3 A
PDO2	Fixed	9 V	3 A





表 23. Source PDOs (接下页)

SOURCE PDO	PDO TYPE	VOLTAGE	CURRENT
PDO3	Fixed	15 V	3 A
PDO4	Fixed	20 V	3 A

9.2.2.3.2.2 USB Power Delivery Sink Capabilities

Most Type-C notebooks will support 1.5 A at 5 V on VBUS which should require the dock should be able to operate at this current level. 表 24 shows the sink PDO for the Type-C port.

表 24. Sink PDOs

SINK PDO	PDO TYPE	VOLTAGE	CURRENT		
PDO1	Fixed	5 V	1.5 A		

9.2.2.3.2.3 USB and DisplayPort Supported Data Modes

The table below summarizes the data capabilities of the Type-C port supporting USB3 and DisplayPort.

表 25. Data Capabilities

PROTOCOL	DATA	DATA ROLE
USB Data	USB3.1 Gen2	Device
DisplayPort	DP1.4	Host UFP_D (Pin Assignment C and D)

9.2.2.3.2.4 TUSB1064 Super Speed Mux GPIO Control

The TUSB1064 requires GPIO control in GPIO control mode to determine whether if there is USB or DisplayPort data connection. summarizes the TPS65987DDJ GPIO Events and the control pins for the TUSB1064. Note that the pin strapping on the TUSB1064 will set the GPIO control mode and the required equalizer settings. For more details refer to the *TUSB1064 datasheet*.

表 26. GPIO Events for Super Speed Mux

TPS65987DDJ GPIO EVENT	TUSB1064 CONTROL
Port 0 Cable Orientation Event	FLIP
Port 0 USB3 Event	CTL0
Port 0 DP Mode Selection Event	CTL1



10 Power Supply Recommendations

10.1 3.3-V Power

10.1.1 VIN_3V3 Input Switch

The VIN_3V3 input is the main supply to the TPS65987DDJ device. The VIN_3V3 switch (see 图 13) is a unidirectional switch from VIN_3V3 to LDO_3V3, not allowing current to flow backwards from LDO_3V3 to VIN_3V3. This switch is on when 3.3 V is available. See 表 27 for the recommended external capacitance on the VIN_3V3 pin.

10.1.2 VBUS 3.3-V LDO

The 3.3-V LDO from VBUS steps down voltage from VBUS to LDO_3V3 which allows the TPS65987DDJ device to be powered from VBUS when VIN_3V3 is unavailable. This LDO steps down any recommended voltage on the VBUS pin. When VBUS is 20 V, as is allowable by USB PD, the internal circuitry of the TPS65987DDJ device operates without triggering thermal shutdown; however, a significant external load on the LDO_3V3 pin can increase the temperature enough to trigger a thermal shutdown. The VBUS 3.3-V LDO blocks reverse current from LDO_3V3 back to VBUS allowing VBUS to be unpowered when LDO_3V3 is driven from another source. See 表 27 for the recommended external capacitance on the VBUS and LDO 3V3 pins.

10.2 1.8-V Power

The internal circuitry is powered from 1.8 V. The 1.8-V LDO steps the voltage down from LDO_3V3 to 1.8 V. The 1.8-V LDO provides power to all internal low-voltage digital circuits which includes the digital core, memory and other digital circuits. The 1.8-V LDO also provides power to all internal low-voltage analog circuits. See 表 27 for the recommended external capacitance on the LDO 1V8 pin.

10.3 Recommended Supply Load Capacitance

表 27 lists the recommended board capacitances for the various supplies. The typical capacitance is the nominally rated capacitance that must be placed on the board as close to the pin as possible. The maximum capacitance must not be exceeded on pins for which it is specified. The minimum capacitance is minimum capacitance allowing for tolerances and voltage derating ensuring proper operation.

表 27. Recommended	Supply I	Load Ca	pacitance
-------------------	----------	---------	-----------

		VOLTAGE	CAPACITANCE			
PARAMETER	DESCRIPTION	VOLTAGE RATING	MIN (ABSOLUTE)	TYP (PLACED)	MAX (ABSOLUTE)	
CVIN_3V3	Capacitance on VIN_3V3	6.3 V	5 µF	10 μF		
CLDO_3V3	Capacitance on LDO_3V3	6.3 V	5 µF	10 μF	25 µF	
CLDO_1V8	Capacitance on LDO_1V8	4 V	2.2 µF	4.7 µF	12 µF	
CVBUS1	Capacitance on VBUS1	25 V	0.5 µF	1 μF	12 µF	
CVBUS2	Capacitance on VBUS2	25 V	0.5 μF	1 μF	12 µF	
CPP_HV_SRC	Capacitance on PP_HV when configured as a 5-V source	10 V	2.5 µF	4.7 µF		
CPP_HV_SNK	Capacitance on PP_HV when configured as a 20-V sink	25 V	1 μF	47 µF	120 µF	
CPP_CABLE	Capacitance on PP_CABLE. When shorted to PP_HV congifured as a 5-V source, the CPP_HV_SRC capacitance may be shared.	10 V	2.5 μF	4.7 μF		

11 Layout

11.1 Layout Guidelines


Proper routing and placement will maintain signal integrity for high speed signals and improve the heat dissipation from the TPS65987DDJ power paths. The combination of power and high speed data signals are easily routed if the following guidelines are followed. It is a best practice to consult with board manufacturing to verify manufacturing capabilities.

11.1.1 Top TPS65987DDJ Placement and Bottom Component Placement and Layout

When the TPS65987DDJ is placed on top and its components on bottom the solution size will be at its smallest.

11.2 Layout Example

Follow the differential impedances for Super and High Speed signals defined by their specifications (DisplayPort - AUXN/P and USB2.0). All I/O will be fanned out to provide an example for routing out all pins, not all designs will use all of the I/O on the TPS65987DDJ.








图 43. Example Schematic

www.ti.com.cn

Layout Example (接下页)





Copyright © 2017, Texas Instruments Incorporated

图 44. Example Schematic2

11.3 Component Placement

Top and bottom placement is used for this example to minimize solution size. The TPS65987DDJ is placed on the top side of the board and the majority of its components are placed on the bottom side. When placing the components on the bottom side, it is recommended that they are placed directly under the TPS65987DDJ. When placing the VBUS and PPHV capacitors it is easiest to place them with the GND terminal of the capacitors to face outward from the TPS65987DDJ or to the side since the drain connection pads on the bottom layer should not be connected to anything and left floating. All other components that are for pins on the GND pad side of the TPS65987DDJ should be placed where the GND terminal is underneath the GND pad.


The CC capacitors must be placed on the same side as the TPS65987DDJ close to the respective CC1 and CC2 pins. Do NOT via to another layer in between the CC pins to the CC capacitor, placing a via after the CC capacitor is recommended.

The ADCIN1/2 voltage divider resistors can be placed where convenient. In this layout example they are placed on the opposite layer of the TPS65987DDJ close to the LDO_3V3 pin to simplify routing.

The figures below show the placement in 2-D and 3-D.

TEXAS INSTRUMENTS

Component Placement (接下页)



11.4 Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8

On the top side, create pours for PP_HV1/2 and VBUS1/2 to extend area to place 8-mil hole and 16-mil diameter vias to connect to the bottom layer. See the figure below for the recommended via sizing.

www.ti.com.cn ZHCSJP1 – MAY 2019


Routing PP_HV1/2, VBUS, PP_CABLE, VIN_3V3, LDO_3V3, LDO_1V8 (接下页)



图 49. Recommended Minimum Via Sizing

A minimum of four vias should be used to connect between the top and bottom layer power paths. For the bottom layer, place pours that will connect the PP_HV1/2 and VBUS capacitors to their respective vias. For 5-A systems, special consideration must be taken for ensuring enough copper is used to handle the higher current. For 0.5-oz copper, top or bottom pours, with 0.5-oz plating will require about 120-mil pour width for 5-A support. When routing the 5 A through a 0.5-oz internal layer, more than 200 mil will be required to carry the current.

The figures below show the pours used in this example.



For PP_CABLE, it is recommended to connect the capacitor to the pin with two vias. They should be placed side by side and as close to the pin as possible to allow for routing the CC lines.

Connect the bottom side VIN_3V3 and LDO_3V3 capacitors with traces through a via. The vias should have a straight connection to the respective pins. LDO_1V8 is connected through a via on the outside of the pin and connected with a trace on the bottom side capacitor.

11.5 Routing CC and GPIO

Routing the CC lines with a 8-mil trace will ensure the needed current for supporting powered Type-C cables through VCONN. For more information on VCONN refer to the Type-C specification. For capacitor GND pin use a 16-mil trace if possible.

Most of the GPIO signals can be fanned out on the top layer with a 4-mil trace. The PP_EXT1/2 GPIO control go through a via to be routed on another layer.

图 52 below shows the CC and GPIO routing.




图 52. CC Routing and GPIO Fan-Out

表 28. Routing Widths

ROUTE	WIDTH (mil minimum)
CC1, CC2, PP_CABLE1, PP_CABLE2	8
VIN_3V3, LDO_3V3, LDO_1V8	6
Component GND	10
GPIO	4




www.ti.com.cn

11.6 Thermal Dissipation for FET Drain Pads

The TPS65987DDJ contains two internal FETs. To assist with thermal dissipation of these FETs, the drains of the FETs are connected to two metal pads underneath the IC. When completing a board layout for the TPS65987DDJ, it is important to provide copper pours on the top and bottom layer of the PCB for the thermal pads of each FET.

When looking at the footprint for the TPS65987DDJ, pins 57 and 58 are two smaller pads underneath the device. These are the drain pads for the two internal FETs. The dimensions are 1.75 mil x 2.6 mil and 1.75 mil x 2.55 mil for pins 57 and 58 respectively. Each of these FET pads should contain a minimum of six thermal vias through the PCB. This layout example contains 8 thermal vias through the PCB. On the bottom side of the PCB, the 1.75 mil x 2.6 mil and 1.75 mil x 2.55 mil thermal pads are mirrored to assist with thermal dissipation.

The figures below show the copper fills for the FET Drain pads.



As seen in the figures above, it is recommended to connect the Drain pins to their respective Drain pads underneath the IC. This will help with thermal dissipation by moving some of the heat away from the device. To further assist with thermal dissipation, it is possible to add copper fins on the top layer for both of the FET Drain Pads. When calculating the relative thermal dissipation, the first 3 mm of copper away from the device contribute largely to the thermal performance. Once the copper expands beyond 3 mm from the IC, there are diminishing returns in thermal performance.

■ 55 highlights an example with copper fins to improve thermal dissipation.

TEXAS INSTRUMENTS

Thermal Dissipation for FET Drain Pads (接下页)




图 55. Copper Fins on Drain Pad

The thermal vias under each of the FET Drain Pads should be filled. Filling the vias will greatly improve the thermal dissipation on the FETs as there is significantly more copper that is connecting the top layer pad to the bottom layer copper. Alternatively, the vias can be epoxy filled but they will have higher thermal resistance. Each 8-/16-mil to 10-/20-mil via could have a thermal resistance ranging from 175°C/W to 200°C/W with board manufacturing variation. When doing thermal calculations it is recommended to use the worst case 200°C/W which will give a set of six vias a thermal resistance of approximately 33°C/W from the top to bottom pad. The vias in the FET pads should only be connected to copper pads on the top and bottom layers of the PCB. These should not be connected to GND. Refer to the image below to see which layers should be connected for the GND vias and FET Pad vias.

图 49 shows a common stack-up for systems that require Super Speed and high power routing.




图 56. PCB Stack-Up



www.ti.com.cn

11.7 USB2 Recommended Routing For BC1.2 Detection/Advertisement

continue to route on that layer, or a combination of both.

When routing the USB2 signals to the TPS65987DDJ BC1.2 detection pins it is recommended to reduce the amount of excess trace to get to the TPS65987DDJ pins, as this will cause antennae and degrade signal integrity. The USB top/bottom signals are shorted together in this example and the same approach can be used if an external USB mux is used. There are several approaches that can be used to get optimal routing; "tap" the USB2 signals with vias that connect the TPS65987DDJ pins, via up to the layer where the pins are located and

In this layout example, the D+/D- lines are routed to an internal layer from the connector. They are then via'd up to the TPS65987DDJ directly at the pins. There is a small trace that is connecting the via to the pin on the top layer. When routing the D+/D- in this manner, the added stub is minimal.




图 57. Via Connection for USB2

₹ 58 shows the entire routing from the Type-C connector, ESD Protection, and TPS65987DDJ BC1.2 Detection. This example does not take length matching into consideration but it is recommended to follow standard USB2 rules for routing and length matching.

TEXAS INSTRUMENTS

USB2 Recommended Routing For BC1.2 Detection/Advertisement (接下页)




图 58. Complete USB2 Routing



12 器件和文档支持

12.1 器件支持

www.ti.com.cn

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.1.2 固件保证免责声明

为使 TPS6598X 器件按照本规范正常运行,您需要下载器件的最新版固件。如果您未下载并为器件安装最新版固件,则器件"按原样"提供,对于此类器件,TI 不提供任何保证或声明,且不承认与此类器件相关的任何及所有保证或声明。此外,如果您未下载并为器件安装最新版固件,则对于由各类原因(包括合同、侵权、过失以及与器件相关的其他责任理论)引发的损害赔偿(包括直接损害赔偿),TI 均不负责偿付,且明确不予承认。

12.2 文档支持

12.2.1 相关文档

• 《TUSB1064 USB Type-C™ DP 交替模式 10Gbps 灌电流侧线性转接驱动器交叉点开关》数据表

12.3 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.4 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.5 商标

E2E is a trademark of Texas Instruments.

Thunderbolt is a trademark of Intel.

All other trademarks are the property of their respective owners.

12.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65987DDJRSHR	ACTIVE	VQFN	RSH	56	2500	RoHS & Green	NIPDAUAG	Level-3-260C-168 HR	-10 to 75	TPS65987D DJ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jul-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65987DDJRSHR	VQFN	RSH	56	2500	330.0	16.4	7.3	7.3	1.1	12.0	16.0	Q2


PACKAGE MATERIALS INFORMATION

www.ti.com 30-Jul-2019



*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
TPS65987DDJRSHR	VQFN	RSH	56	2500	367.0	367.0	38.0	




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4207513/D








NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.






NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, refer to QFN/SON PCB application note in literature No. SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.





NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司