SLLS007D - JULY 1985 - REVISED APRIL 1998

 Meets or Exceeds the Requirements of ANSI Standard EIA/TIA-422-B and ITU 	D OR N PACKAGE (TOP VIEW)
Recommendation V.11	
 Designed to Operate up to 20 Mbaud 	1A [] 1 16 [] V _{CC} 1Y [] 2 15 [] 4A
3-State TTL Compatible	1Y [] 2 15 [] 4A 1Z [] 3 14 [] 4Y
 Single 5-V Supply Operation 	G 🛛 4 13 🗍 4Z
 High Output Impedance in Power-Off 	2Z 🚺 5 12 🗍 Ġ
Condition	2Y 🚺 6 11 🗍 3Z
 Complementary Output-Enable Inputs 	2A 🛛 7 10 🗍 3Y
 Improved Replacement for the AM26LS31 	GND [8 9] 3A

description

The four differential line drivers are designed for data transmission over twisted-pair or parallel-wire transmission lines. They meet the requirements of ANSI Standard EIA/TIA-422-B and ITU Recommendations V.11 and are compatible with 3-state TTL circuits. Advanced low-power Schottky technology provides high speed without the usual power penalties. Standby supply current is typically only 26 mA, while typical propagation delay time is less than 10 ns.

High-impedance inputs maintain low input currents, less than 1 μ A for a high level and less than 100 μ A for a low level. Complementary output-enable inputs (G and \overline{G}) allow these devices to be enabled at either a high input level or low input level. The SN75ALS192 is capable of data rates in excess of 20 Mbit/s and is designed to operate with the SN75ALS193 guadruple line receiver.

The SN75ALS192 is characterized for operation from 0°C to 70°C.

	(each driver)											
INPUT	ENA	BLES	OUT	PUTS								
Α	G	G	Y	Z								
Н	Н	Х	Н	L								
L	н	Х	L	Н								
н	Х	L	Н	L								
L	Х	L	L	Н								
Х	L	Н	Z	Z								

FUNCTION TABLE

H = high level, L = low level, X = irrelevant,

Z = high impedance (off)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated


SLLS007D - JULY 1985 - REVISED APRIL 1998

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.


logic diagram (positive logic)





SLLS007D - JULY 1985 - REVISED APRIL 1998

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Supply voltage, V _{CC} (see Note 1)	
Input voltage, V _I	
Off-state output voltage	
Continuous total dissipation	See Dissipation Rating Table
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values except differential output voltage, VOD, are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	950 mW	7.6 mW/°C	608 mW	N/A
N	1150 mW	9.2 mW/°C	736 mW	N/A

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High level input voltage, VIH	2			V
Low-level input voltage, VIL			0.8	V
High-level output current, IOH			-20	mA
Low-level output current, IOL			20	mA
Operating free-air temperature, T _A	0		70	°C



SLLS007D - JULY 1985 - REVISED APRIL 1998

electrical characteristics	over	recommended	operating	free-air	temperature	range	(unless
otherwise noted)					•	•	

	PARAMETER	TEST	CONDITIONS [†]	MIN	typ‡	MAX	UNIT
VIK	Input clamp voltage	V _{CC} = MIN,	l _l = –18 mA			-1.5	V
VOH	High-level output voltage	$V_{CC} = MIN,$	I _{OH} = -20 mA	2.5			V
VOL	Low-level output voltage	$V_{CC} = MIN,$	I _{OL} = 20 mA			0.5	V
VO	Output voltage	$V_{CC} = MAX,$	IO = 0	0		6	V
VOD1	Differential output voltage	$V_{CC} = MIN,$	IO = 0	1.5		6	V
VOD2	Differential output voltage	R _L = 100 Ω,	See Figure 1	1/2 VOD1 0	r 2§		V
$\Delta V_{OD} $	Change in magnitude of differential output voltage¶	R _L = 100 Ω,	See Figure 1			±0.2	V
VOC	Common-mode output voltage#	R _L = 100 Ω,	See Figure 1			±3	V
$\Delta V_{OC} $	Change in magnitude of common-mode output voltage [¶]	R _L = 100 Ω,	See Figure 1			±0.2	V
la.	Output ourrest with source off		V _O = 6 V			100	۵
10	Output current with power off	VCC = 0	V _O = -0.25 V			-100	μA
	Off-state (high-impedance state) output current		V _O = 0.5 V			-20	
loz	On-state (high-impedance state) output current	V _{CC} = MAX	V _O = 2.5 V			20	μA
lj	Input current at maximum input voltage	$V_{CC} = MAX,$	$V_{I} = 7 V$			100	μA
IIH	High-level input current	$V_{CC} = MAX,$	V _I = 2.7 V			20	μΑ
۱ _{IL}	Low-level input current	$V_{CC} = MAX,$	V _I = 0.4 V			-200	μΑ
IOS	Short-circuit output current	$V_{CC} = MAX$		-30		-150	mA
ICC	Supply current (all drivers)	V _{CC} = MAX,	All outputs disabled		26	45	mA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at V_{CC} = 5 V and T_A = 25°C. § The minimum V_{OD2} with a 100- Ω load is either 1/2 V_{OD1} or 2 V, whichever is greater.

 $||V_{OD}|$ and $|V_{OC}|$ are the changes in magnitude of V_{OD} and V_{OC} , respectively, that occur when the input is changed from a high level to a low level. # In ANSI Standard EIA/TIA-422-B, V_{OC} , which is the average of the two output voltages with respect to ground, is called output offset voltage, VOS.

I Not more than one output should be shorted at a time, and duration of the short circuit should not exceed one second.


switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see Figure 2)

	PARAMETER	TEST CONDIT	TIONS	MIN	TYP	MAX	UNIT
^t PLH	Propagation delay time, low-to-high-level output	S1 and S2 open,	CL = 30 pF		6	13	ns
^t PHL	Propagation delay time, high-to-low-level output	S1 and S2 open,	CL = 30 pF		9	14	ns
	Output-to-output skew	S1 and S2 open,	CL = 30 pF		3	6	ns
^t PZH	Output enable time to high level	S1 open and S2 closed			11	15	ns
^t PZL	Output enable time to low level	S1 closed and S2 open			16	20	ns
^t PHZ	Output disable time from high level	S1 open and S2 closed,	C _L = 10 pF		8	15	ns
t _{PLZ}	Output disable time from low level	S1 and S2 closed,	C _L = 10 pF		18	20	ns




SLLS007D - JULY 1985 - REVISED APRIL 1998


PARAMETER MEASUREMENT INFORMATION







VOLTAGE WAVEFORMS




TEST CIRCUIT

- NOTES: A. When measuring propagation delay times and skew, switches S1 and S2 are open.
 - B. Each enable is tested separately.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. CL includes probe and jig capacitance.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O \approx 50 Ω , t_f \leq 15 ns, and t_f \leq 6 ns.


Figure 2. Test Circuit and Voltage Waveforms



SLLS007D - JULY 1985 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]






TE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 6



SLLS007D - JULY 1985 - REVISED APRIL 1998

TYPICAL CHARACTERISTICS[†]



NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.


NOTE B: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

Figure 7

Figure 8



SLLS007D - JULY 1985 - REVISED APRIL 1998



TYPICAL CHARACTERISTICS[†]

NOTE A: The A input is connected to V_{CC} during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 9


NOTE A: The A input is connected to $V_{\mbox{CC}}$ during the testing of the Y outputs and to ground during the testing of the Z outputs.

Figure 10




SLLS007D - JULY 1985 - REVISED APRIL 1998

TYPICAL CHARACTERISTICS[†]




NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

Figure 11



NOTE A: The A input is connected to GND during the testing of the Y outputs and to V_{CC} during the testing of the Z outputs.

Figure 12





SLLS007D - JULY 1985 - REVISED APRIL 1998




Figure 15





PACKAGING INFORMATION

Orderable Device	Status	Package Type	•	Pins	•		Lead finish/	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	Ball material	(3)		(4/5)	
SN75ALS192D	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DE4	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192DRG4	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples
SN75ALS192N	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS192N	Samples
SN75ALS192NE4	ACTIVE	PDIP	Ν	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN75ALS192N	Samples
SN75ALS192NSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	75ALS192	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN75ALS192DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN75ALS192NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75ALS192DR	SOIC	D	16	2500	333.2	345.9	28.6
SN75ALS192NSR	SO	NS	16	2000	853.0	449.0	35.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 \bigcirc Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS ** 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G**)

14-PINS SHOWN

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated