

9 通道 RS-422/RS-485 收发器


查询样品: [SN65HVD09-EP](#)

特性


- 每个 **RS-422/RS-485** 通道上的设计每秒数据传输速率高达 **2 千万**
- **SN65HVD09** 封装在引脚间距为 **0.5mm** 的薄型小外形尺寸封装内
- 超过 **12KV** 的总线引脚上的静电放电 (**ESD**) 保护
- 低失效电源电流 **8mA** (典型值)
- 具有热关断保护功能
- 正负电流限制
- 上电/断电毛刺脉冲保护

支持国防, 航空航天, 和医疗应用

- 可控基线
- 一个组装/测试场所
- 一个制造场所
- 延长的产品生命周期
- 延长产品的变更通知周期
- 产品可追溯性



Terminals 13 through 17, and 40 through 44 are connected together to the package lead frame and signal ground.



说明

SN65HVD09 是一款 9 通道适合于工业应用的 **RS-422/RS-485** 收发器。它提供改进的开关性能, 小型封装, 和高静电放电 (**ESD**) 保护。精确的压摆范围限制确保了传播延迟时间, 不仅仅是通道到通道也包括器件到器件,

薄型小外形尺寸封装 (**TSSOP**) 使用了获得专利权的耐热增强技术, 此技术可使器件工作在工业用温度范围内。

TSSOP 封装对主板面积要求很小, 同时将封装高度减少到 **1mm**。这样将提供更多的主板面积, 对于小尺寸硬盘驱动等薄型并对空间要求严格的应用, 允许将组件贴装在印刷电路板的两面。



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2011, Texas Instruments Incorporated
English Data Sheet: [SLLSEA3](#)

SN65HVD09-EP

ZHCS682 – DECEMBER 2011

www.ti.com.cn

使用人体模式，HVD09 能够承受超过 12kV 的静电放电，而使用 RS-485I/O 终端上的机器模式，HVD09 能够承受 600V 的静电放电。这提供可耦合在外部线路内的噪音的保护。此器件的另外终端可分别承受超过 4kV 和 400V 的放电。

HVD09 的 9 个半双工通道中每一个都设计运行在 RS-422 或者 RS-485 通信网络中。

SN65HVD09 额定工作温度 -40°C 至 85°C 。



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

| T _A | PACKAGE ⁽²⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING | VID NUMBER |
|----------------|------------------------|-----------------------|------------------|----------------|
| –40°C to 85°C | TSSOP-DGG | SN65HVD09IDGGREP | SN65HVD09EP | V62/12607-01XE |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.
- (2) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

PIN FUNCTIONS

| PIN | | LOGIC LEVEL | I/O | TERMINATION | DESCRIPTION |
|------------------|---------------------------------|-------------|-------|-------------|---|
| NAME | NO. | | | | |
| 1A to 9A | 4,6,8,10,19,21,23,25,27 | TTL | I/O | Pullup | 1A to 9A carry data to and from the communication controller. |
| 1B– to 9B– | 29,31,33,35,37,46,48,50,52 | RS-485 | I/O | Pulldown | 1B– to 9B– are the inverted data signals of the balanced pair to/from the bus. |
| 1B+ to 9B+ | 30,32,34,36,38,47,49,51,53 | RS-485 | I/O | Pullup | 1B+ to 9B+ are the noninverted data signals of the balanced pair to/from the bus. |
| BSR | 2 | TTL | Input | Pullup | BSR is the bit significant response. BSR disables receivers 1 through 8 and enables wired-OR drivers when BSR and DE/RE and CDE1 or CDE2 are high. Channel 9 is placed in a high-impedance state with BSR high. |
| CDE0 | 54 | TTL | Input | Pulldown | CDE0 is the common driver enable 0. Its input signal enables all drivers when CDE0 and 1DE/RE – 9DE/RE are high. |
| CDE1 | 55 | TTL | Input | Pulldown | CDE1 is the common driver enable 1. Its input signal enables drivers 1 to 4 when CDE1 is high and BSR is low. |
| CDE2 | 56 | TTL | Input | Pulldown | CDE2 is the common driver enable 2. When CDE2 is high and BSR is low, drivers 5 to 8 are enabled. |
| CRE | 3 | TTL | Input | Pullup | CRE is the common receiver enable. When high, CRE disables receiver channels 5 to 9. |
| 1DE/RE to 9DE/RE | 5,7,9,11,20,22,24,26,28 | TTL | Input | Pullup | 1DE/RE–9DE/RE are direction controls that transmit data to the bus when it and CDE0 are high. Data is received from the bus when 1DE/RE–9DE/RE and CRE and BSR are low and CDE1 and CDE2 are low. |
| GND | 1,13,14,15,16,17,40,41,42,43,44 | NA | Power | NA | GND is the circuit ground. All GND terminals except terminal 1 are physically tied to the die pad for improved thermal conductivity. ⁽¹⁾ |
| V _{CC} | 12,18,39,45 | NA | Power | NA | Supply voltage |


- (1) Terminal 1 must be connected to signal ground for proper operation.

SN65HVD09-EP

ZHCS682 – DECEMBER 2011

www.ti.com.cn

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| | | VALUE | UNIT |
|---|---|------------------------------|------|
| V _{CC} | Supply voltage range ⁽²⁾ | –0.3 to 6 | V |
| | Bus voltage range | –10 to 15 | V |
| | Data I/O and control (A side) voltage range | –0.3 to V _{CC} +0.5 | V |
| I _O | Receiver output current | ±40 | mA |
| Electrostatic discharge | B side and GND, ESD HBM | 12 | kV |
| | B side and GND, ESD MM | 400 | V |
| | All terminals, ESD HBM | 4 | kV |
| | All terminals, ESD MM | 400 | V |
| Continuous total power dissipation ⁽³⁾ | | Internally Limited | |

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values are with respect to the GND terminals.

(3) The maximum operating junction temperature is internally limited. Use the Dissipation Rating Table to operate below this temperature.

DISSIPATION RATINGS

| PACKAGE | T _A ≤ 25°C | OPERATING FACTOR ⁽¹⁾ ABOVE T _A = 25°C | T _A = 70°C POWER RATING | T _A = 85°C POWER RATING |
|---------|-----------------------|--|---------------------------------------|---------------------------------------|
| DGG | 2500 mW | 20 mW/°C | 1600 mW | 1300 mW |

(1) This is the inverse of the junction-to-ambient thermal resistance when board-mounted and with no air flow.

PACKAGE THERMAL CHARACTERISTICS

| | | MIN | NOM | MAX | UNIT |
|-----------------|--|---------------------------------|-----|-----|------|
| θ _{JA} | Junction-to-ambient thermal resistance | DGG, board-mounted, no air flow | | 50 | °C/W |
| θ _{JC} | Junction-to-case thermal resistance | DGG | | 27 | °C/W |
| T _{SD} | Thermal shutdown temperature | | | 165 | °C |

RECOMMENDED OPERATING CONDITIONS

| | | | MIN | NOM | MAX | UNIT |
|--|---|--------------------------------|------|-----|------|------|
| V _{CC} | Supply voltage | | 4.75 | 5 | 5.25 | V |
| V _{IH} | High-level input voltage | Except nB+, nB− ⁽¹⁾ | 2 | | | V |
| V _{IL} | Low-level input voltage | | | | 0.8 | V |
| V _O , V _I , or V _{IC} | Voltage at any bus terminal (separately or common-mode) | nB+ or nB− | −7 | | 12 | V |
| I _O | Output current | Driver | −60 | | 60 | mA |
| | | Receiver | −8 | | 8 | mA |
| T _A | Operating free-air temperature | | −40 | | 85 | °C |

(1) n = 1 - 9

SN65HVD09-EP

ZHCS682 – DECEMBER 2011

www.ti.com.cn

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | SN65HVD09 | | | UNIT |
|---|---|-------------------------|---|--------------------|------|------|
| | | | MIN | TYP ⁽¹⁾ | MAX | |
| V _{OD} Driver differential output voltage magnitude | RS-422 load, R _L = 100 Ω | See Figure 1 | 0.56 | 1.6 | | V |
| | RS-485 load, R _L = 54 Ω | | | 1.4 | | |
| | Pull-Up Pull-Down Load | See Figure 2 | 1 | 1.5 | | |
| V _{OH} High-level output voltage | A side, I _{OH} = –8 mA, V _{ID} = 200 mV, | See Figure 4 | 4 | 4.5 | | V |
| | B side, | See Figure 2 | | 3 | | V |
| V _{OL} Low-level output voltage | A side, I _{OH} = 8 mA, V _{ID} = –200 mV, | See Figure 4 | | 0.6 | 0.8 | V |
| | B side, | See Figure 2 | | 1 | | V |
| V _{IT+} Receiver positive-going differential input threshold voltages | I _{OH} = –8 mA, | See Figure 4 | | | 0.2 | V |
| V _{IT–} Receiver negativegoing differential input threshold voltage | I _{OL} = 8 mA, | See Figure 4 | –0.2 | | | V |
| V _{hys} Receiver input hysteresis (V _{IT+} – V _{IT–}) | V _{CC} = 5 V, T _A = 25°C | | 24 | 45 | | mV |
| I _I Bus input current | V _{IH} = 12 V V _{CC} = 5 V, | Other input at 0 V | | | 1 | mA |
| | V _{IH} = 12 V V _{CC} = 0, | | | | 1 | mA |
| | V _{IH} = –7 V V _{CC} = 5 V, | | –0.8 | –0.4 | | mA |
| | V _{IH} = –7 V V _{CC} = 0, | | –0.8 | –0.3 | | mA |
| I _{IH} High-level input current | nA, BSR, DE/ $\overline{\text{RE}}$, and $\overline{\text{CRE}}$, | V _{IH} = 2 V | –100 | | | μA |
| | CDE0, CDE1, and CDE2, | V _{IH} = 2V | | | 100 | μA |
| I _{IL} Low-level input current | nA, BSR, DE/ $\overline{\text{RE}}$, and $\overline{\text{CRE}}$, | V _{IL} = 0.8 V | –100 | | | μA |
| | CDE1, CDE1, and CDE2, | V _{IL} = 0.8 V | | | 100 | μA |
| I _{OS} Short circuit output current | nB+ or nB– | | | | ±260 | mA |
| I _{OZ} High-impedance-state output current | nA | | See I _{IH} and I _{IL} | | | |
| | nB+ or nB– | | See I _{II} | | | |
| I _{CC} Supply current | Disabled | | | | 10 | mA |
| | All drivers enabled, no load | | | | 60 | |
| | All receivers enabled, no load | | | | 45 | |
| C _O Output capacitance | nB+ or nB– to GND | | | 18 | | pF |
| C _{pd} Power dissipation capacitance ⁽²⁾ | Receiver | | | 40 | | pF |
| | Driver | | | 100 | | |

 (1) All typical values are at V_{CC} = 5 V, T_A = 25°C.

 (2) C_{pd} determines the no-load dynamic supply current consumption, I_S = C_{PD} × V_{CC} × f + I_{CC}

DRIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | SN65HVD09 | | | UNIT |
|-------------|--|---------------------------|-----------|--------------------|------|------|
| | | | MIN | TYP ⁽¹⁾ | MAX | |
| t_{pd} | Propagation delay time, t_{PHL} or t_{PLH} (see Figure 2 and Figure 3) | | 2.5 | | 13.5 | ns |
| $t_{sk(p)}$ | Pulse skew, $ t_{PHL} - t_{PLH} $ | | | | 5 | ns |
| t_f | Fall time | S1 to B, See Figure 3 | | 4 | | ns |
| t_r | Rise time | See Figure 3 | | 8 | | ns |
| t_{en} | Enable time, control inputs to active output | | | | 50 | ns |
| t_{dis} | Disable time, control inputs to high-impedance output | | | | 225 | ns |
| t_{PHZ} | Propagation delay time, high-level to high-impedance output | See Figure 6 and Figure 7 | | 17 | 225 | ns |
| t_{PLZ} | Propagation delay time, low-level to high-impedance output | | | 25 | 225 | ns |
| t_{PZH} | Propagation delay time, high-impedance to high-level output | | | 17 | 50 | ns |
| t_{PZL} | Propagation delay time, high-impedance to low-level output | | | 17 | 50 | ns |

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

RECEIVER SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | SN65HVD09 | | | UNIT |
|---------------|--|---------------------------|-----------|--------------------|------|------|
| | | | MIN | TYP ⁽¹⁾ | MAX | |
| t_{pd} | Propagation delay time, t_{PHL} or t_{PLH} (see Figure 2 and Figure 3) | | 8 | | 14.5 | ns |
| $t_{sk(lim)}$ | Skew limit, maximum t_{pd} – minimum t_{pd} ⁽²⁾ | | | | 5 | ns |
| $t_{sk(p)}$ | Pulse skew, $ t_{PHL} - t_{PLH} $ | | | 0.6 | 5 | ns |
| t_t | Transition time (t_r or t_f) | See Figure 5 | | 2 | | ns |
| t_{en} | Enable time, control inputs to active output | | | 31 | | ns |
| t_{dis} | Disable time, control inputs to high-impedance output | | | 41 | | ns |
| t_{PHZ} | Propagation delay time, high-level to high-impedance output | See Figure 8 and Figure 9 | | 34 | | ns |
| t_{PLZ} | Propagation delay time, low-level to high-impedance output | | | 14 | | ns |
| t_{PZH} | Propagation delay time, high-impedance to high-level output | | | 30 | | ns |
| t_{PZL} | Propagation delay time, high-impedance to low-level output | | | 30 | | ns |

(1) All typical values are at $V_{CC} = 5\text{ V}$, $T_A = 25^\circ\text{C}$.

(2) This parameter is applicable at one V_{CC} and operating temperature within the recommended operating conditions and to any two devices.

PARAMETER MEASUREMENT INFORMATION




Figure 1. Driver Test Circuit, RS-422 and RS-485 Loading




Figure 2. Driver Test Circuit, Pull-Up and Pull-Down Loading[†]





Figure 3. Driver Delay and Transition Time Test Waveforms

PARAMETER MEASUREMENT INFORMATION (continued)



† CDE0, CDE1, CDE2, BSR, CRE, and DE/RE at 0.8 V

‡ All nine receivers are enabled and switching.

Figure 4. Receiver Propagation Delay and Transition Time Test Circuit

- A. All input pulses are supplied by a generator having the following characteristics: $t_r \leq 6$ ns, $t_f \leq 6$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50$ Ω .
- B. All resistances are in Ω and $\pm 5\%$, unless otherwise indicated.
- C. All capacitances are in pF and $\pm 10\%$, unless otherwise indicated.
- D. All indicated voltages are ± 10 mV.





Figure 5. Receiver Delay and Transition Time Waveforms




† Includes probe and jig capacitance in two places.


Figure 6. Driver Enable and Disable Time Test Circuit

Table 1. Enabling for Driver Enable and Disable Time

| DRIVER | BSR | CDE0 | CDE1 | CDE2 | $\overline{\text{CRE}}$ |
|--------|-----|------|------|------|-------------------------|
| 1–8 | H | H | L | L | X |
| 9 | L | H | H | H | H |


Figure 7. Driver Enable Time Waveforms

- NOTES:
- A. All input pulses are supplied by a generator having the following characteristics: $t_r \leq 6 \text{ ns}$, $t_f \leq 6 \text{ ns}$, $\text{PRR} \leq 1 \text{ MHz}$, duty cycle = 50%, $Z_O = 50 \Omega$.
 - B. All resistances are in Ω and $\pm 5\%$, unless otherwise indicated.
 - C. All capacitances are in pF and $\pm 10\%$, unless otherwise indicated.
 - D. All indicated voltages are $\pm 10 \text{ mV}$.



[†] CDE0 is high, CDE1, CDE2, BSR, and $\overline{\text{CRE}}$ are low, all others are open.

[‡] Includes probe and jig capacitance.

Figure 8. Receiver Enable and Disable Time Test Circuit




Figure 9. Receiver Enable and Disable Time Waveforms

- NOTES:
- All input pulses are supplied by a generator having the following characteristics: $t_r \leq 6$ ns, $t_f \leq 6$ ns, PRR ≤ 1 MHz, duty cycle = 50%, $Z_O = 50 \Omega$.
 - All resistances are in Ω and $\pm 5\%$, unless otherwise indicated.
 - All capacitances are in pF and $\pm 10\%$, unless otherwise indicated.
 - All indicated voltages are ± 10 mV.

TYPICAL CHARACTERISTICS




Figure 10.




Figure 11.




Figure 12.








Figure 13.

TYPICAL CHARACTERISTICS (continued)



TYPICAL CHARACTERISTICS (continued)





Figure 18.

TYPICAL CHARACTERISTICS (continued)

SCHEMATICS OF INPUTS AND OUTPUTS



APPLICATION INFORMATION

FUNCTION TABLES

RECEIVER




| INPUTS | | OUTPUT A |
|----------------|----------------|-------------|
| B ⁺ | B ⁻ | |
| L | H | L |
| H | L | H |

DRIVER




| INPUT A | OUTPUTS | |
|------------|----------------|----------------|
| | B ⁺ | B ⁻ |
| L | L | H |
| H | H | L |

TRANSCIEVER




| INPUTS | | | | OUTPUTS | | |
|--------|---|----------------|----------------|---------|----------------|----------------|
| DE/RE | A | B ⁺ | B ⁻ | A | B ⁺ | B ⁻ |
| L | - | L | H | L | - | - |
| L | - | H | L | H | - | - |
| H | L | - | - | - | L | H |
| H | H | - | - | - | H | L |

DRIVER WITH ENABLE




| INPUTS | | OUTPUTS | |
|--------|---|----------------|----------------|
| DE/RE | A | B ⁺ | B ⁻ |
| L | L | Z | Z |
| L | H | Z | Z |
| H | L | L | H |
| H | H | H | L |

WIRED-OR DRIVER



| INPUT A | OUTPUTS | |
|------------|----------------|----------------|
| | B ⁺ | B ⁻ |
| L | Z | Z |
| H | H | L |


TWO-ENABLE INPUT DRIVER




| INPUTS | | OUTPUTS | |
|--------|---|----------------|----------------|
| DE/RE | A | B ⁺ | B ⁻ |
| L | L | Z | Z |
| L | H | H | L |
| H | L | L | H |
| H | H | H | L |

NOTE: H = high level, L = low level, X = irrelevant, Z = high impedance (off)


- (1) An H in this column represents a voltage of 200 mV or higher than the other bus input. An L represents a voltage of 200 mV or lower than the other bus input. Any voltage less than 200 mV results in an indeterminate receiver output.




(a) ACTIVE-HIGH BIDIRECTIONAL I/O
WITH SEPARATE ENABLE




(b) ACTIVE-LOW BIDIRECTIONAL I/O
WITH SEPARATE ENABLE




(c) WIRED-OR DRIVER AND ACTIVE-HIGH INPUT



(d) SEPARATE ACTIVE-HIGH INPUT, OUTPUT,
AND ENABLE



(e) SEPARATE ACTIVE-LOW INPUT AND
OUTPUT AND ACTIVE-HIGH ENABLE



(f) WIRED-OR DRIVER AND ACTIVE-LOW INPUT

1: When 0 is open drain

2: Must be open-drain or 3-state output

(1) When 0 is open drain

(2) Must be open-drain or 3-state output

NOTE: The BSR, $\overline{\text{CRE}}$, A, and $\text{DE}/\overline{\text{RE}}$ inputs have internal pullup resistors. CDE0, CDE1, and CDE2 have internal pulldown resistors.

Figure 19. Typical Transceiver Connections

CHANNEL LOGIC CONFIGURATIONS WITH CONTROL INPUT LOGIC

The following logic diagrams show the positive-logic representation for all combinations of control inputs. The control inputs are from MSB to LSB; the BSR, CDE0, CDE1, CDE2, and CRE bit values are shown below the diagrams. Channel 1 is at the top of the logic diagrams; channel 9 is at the bottom of the logic diagrams.




Figure 19. 00000




Figure 20. 00001




Figure 21. 00010




Figure 22. 00011




Figure 23. 00100




Figure 24. 00101




Figure 25. 00110




Figure 26. 00111




Figure 27. 01000




Figure 28. 01001




Figure 29. 01010




Figure 30. 01011




Figure 31. 01100




Figure 32. 01101




Figure 33. 01110







Figure 34. 01111




**Figure 35.
10000
and 10001**



**Figure 36. 10010
and 10011**



**Figure 37. 10100
and 10101**




**Figure 38. 10110
and 10111**


SN65HVD09-EP

ZHCS682 – DECEMBER 2011


www.ti.com.cn




**Figure 39. 11000
and 11001**



**Figure 40. 11010
and 11011**



**Figure 41. 11100
and 11101**



**Figure 42. 11110
and 11111**

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN65HVD09IDGGREP | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SN65HVD09EP | Samples |
| V62/12607-01XE | ACTIVE | TSSOP | DGG | 56 | 2000 | RoHS & Green | NIPDAU | Level-2-260C-1 YEAR | -40 to 85 | SN65HVD09EP | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



4222167/A 07/2015

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.

EXAMPLE STENCIL DESIGN

DGG0056A

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4222167/A 07/2015

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司