



# CSD88539ND, Dual 60 V N-Channel NexFET™ Power MOSFETs

#### Features 1


- Ultra-Low Q<sub>a</sub> and Q<sub>ad</sub>
- Avalanche Rated
- Pb Free
- **RoHS** Compliant
- Halogen Free


#### Applications 2

- Half Bridge for Motor Control
- Synchronous Buck Converter

#### Description 3

This dual SO-8, 60 V, 23 mΩ NexFET™ power MOSFET is designed to serve as a half bridge in lowcurrent motor control applications.





### **Product Summary**

T <sub>A</sub> = 25°	С	TYPICAL VA	UNIT	
V <sub>DS</sub>	Drain-to-Source Voltage	60		V
Qg	Gate Charge Total (10 V)	7.2	nC	
Q <sub>gd</sub>	Gate Charge Gate to Drain	1.1	nC	
Б	Drain-to-Source On Resistance	$V_{GS} = 6 V$	27	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V 23		mΩ
V <sub>GS(th)</sub>	Threshold Voltage	3.0	V	

#### **Ordering Information**


#### Media Package Device Qty Ship CSD88539ND 2500 13-Inch Reel SO-8 Plastic Tape and Reel Package CSD88539NDT 250 7-Inch Reel

#### **Absolute Maximum Ratings**

T <sub>A</sub> = 2	5°C	VALUE	UNIT
$V_{DS}$	Drain-to-Source Voltage	60	V
$V_{GS}$	Gate-to-Source Voltage	±20	V
	Continuous Drain Current (Package limited)	15	
I <sub>D</sub>	Continuous Drain Current (Silicon limited), $T_C = 25^{\circ}C$	11.7	А
	Continuous Drain Current <sup>(1)</sup>	6.3	
I <sub>DM</sub>	Pulsed Drain Current (2)	46	А
PD	Power Dissipation <sup>(1)</sup>	2.1	W
T <sub>J</sub> , T <sub>STG</sub>	Operating Junction and Storage Temperature Range	-55 to 150	°C
E <sub>AS</sub>	Avalanche Energy, single pulse $I_{D}$ = 22 A, L = 0.1 mH, $R_{G}$ = 25 $\Omega$	24	mJ

(1) Typical  $R_{\theta JA} = 60^{\circ}$ C/W on a 1-inch<sup>2</sup>, 2-oz. Cu pad on a 0.06inch thick FR4 PCB

(2) Pulse duration  $\leq$  300 µs, duty cycle  $\leq$  2%



# **Gate Charge**





# **4** Specifications

#### **Electrical Characteristics** 4.1

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Static Cl	haracteristics		L.			
BV <sub>DSS</sub>	Drain-to-Source Voltage	V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 µA	60			V
I <sub>DSS</sub>	Drain-to-Source Leakage Current	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 48 V			1	μA
I <sub>GSS</sub>	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
V <sub>GS(th)</sub>	Gate-to-Source Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	2.6	3.0	3.6	V
D	Drain to Course On Desintence	V <sub>GS</sub> = 6 V, I <sub>D</sub> = 5 A		27	34	mΩ
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 5 A		23	28	mΩ
9 <sub>fs</sub>	Transconductance	V <sub>DS</sub> = 30 V, I <sub>D</sub> = 5 A		19		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			570	741	pF
C <sub>oss</sub>	Output Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 30 V, f = 1 MHz		70	91	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			2.0	2.6	pF
R <sub>G</sub>	Series Gate Resistance			6.6	13.2	Ω
Qg	Gate Charge Total (10 V)			7.2	9.4	nC
Q <sub>gd</sub>	Gate Charge Gate to Drain			1.1		nC
Q <sub>gs</sub>	Gate Charge Gate to Source	$V_{DS} = 30 V, I_{D} = 5 A$		2.7		nC
Q <sub>g(th)</sub>	Gate Charge at V <sub>th</sub>			1.8		nC
Q <sub>oss</sub>	Output Charge	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 0 V		9.6		nC
t <sub>d(on)</sub>	Turn On Delay Time			5		ns
t <sub>r</sub>	Rise Time			9		ns
t <sub>d(off)</sub>	Turn Off Delay Time	V <sub>DS</sub> = 30 V, V <sub>GS</sub> = 10 V, I <sub>DS</sub> = 5 A, R <sub>G</sub> = 0 Ω		14		ns
t <sub>f</sub>	Fall Time			4		ns
Diode Cl	haracteristics	+	- ·			
$V_{SD}$	Diode Forward Voltage	I <sub>SD</sub> = 5 A, V <sub>GS</sub> = 0 V		0.8	1	V
Q <sub>rr</sub>	Reverse Recovery Charge			37		nC
t <sub>rr</sub>	Reverse Recovery Time	$V_{DS}$ = 30 V, I <sub>F</sub> = 5A, di/dt = 300A/µs		21		ns

## 4.2 Thermal Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 


PARAMETER	MIN	TYP	MAX	UNIT
R <sub>0JL</sub> Junction-to-Lead Thermal Resistance <sup>(1)</sup>			20	°C/W
R <sub>8JA</sub> Junction-to-Ambient Thermal Resistance <sup>(1)(2)</sup>			75	°C/W

(1) R<sub>θJC</sub> is determined with the device mounted on a 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu pad on a 1.5-inch x 1.5-inch (3.81-cm x 3.81-cm), 0.06-inch (1.52-mm) thick FR4 PCB. R<sub>θJC</sub> is specified by design, whereas R<sub>θJA</sub> is determined by the user's board design.
(2) Device mounted on FR4 material with 1-inch<sup>2</sup> (6.45-cm<sup>2</sup>), 2-oz. (0.071-mm thick) Cu.




# 4.3 Typical MOSFET Characteristics

 $(T_A = 25^{\circ}C \text{ unless otherwise stated})$ 



www.ti.com


# **Typical MOSFET Characteristics (continued)**



# Texas Instruments

www.ti.com

# **Typical MOSFET Characteristics (continued)**




CSD88539ND SLPS456 – FEBRUARY 2014



# 5 Mechanical Data


# 5.1 SO-8 Package Dimensions



- 1. All linear dimensions are in inches (millimeters).
- 2. This drawing is subject to change without notice.
- 3. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- 4. Body width does not include interlead flash. Interlead flas shall not exceed 0.017 (0,43) each side.
- 5. Reference JEDEC MS-012 variation AA.



### 5.2 Recommended PCB Pattern and Stencil Opening



- 1. All linear dimensions are in millimeters.
- 2. This drawing is subject to change without notice.
- 3. Publication IPC-7351 is recommended for alternate designs.
- 4. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- 5. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 6 Device and Documentation Support

# 6.1 Trademarks

NexFET is a trademark of Texas Instruments.

## 6.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



10-Dec-2020

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CSD88539ND	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88539N	Samples
CSD88539NDT	ACTIVE	SOIC	D	8	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 150	88539N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*A	I dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	CSD88539ND	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	CSD88539NDT	SOIC	D	8	250	178.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Sep-2016



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CSD88539ND	SOIC	D	8	2500	336.6	336.6	41.3
CSD88539NDT	SOIC	D	8	250	210.0	210.0	52.0

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated