



16-Channel, Constant-Current LED Driver with Switching Delay

Check for Samples: TLC59284

FEATURES

www.ti.com


- 16-Channel, Constant-Current Sink Output with On and Off Control
- Constant-Current Sink Capability:
 - 35 mA (V_{CC} ≤ 3.6 V)
 - 45 mA (V_{cc} > 3.6 V)
- LED Power-Supply Voltage: Up to 10 V
- V_{cc}: 3 V to 5.5 V
- Constant-Current Accuracy:
 - Channel-to-Channel: ±1.4% (typ), ±3% (max)
 - Device-to-Device: ±2% (typ), ±4% (max)
- CMOS Logic Level I/O
- Data Transfer Rate: 35 MHz
- BLANK Pulse Width: 50 ns
- Switching Delay for Noise Reduction
- Operating Temperature: -40°C to +85°C

APPLICATIONS

- Video Displays
- Message Boards

DESCRIPTION

The TLC59284 is a 16-channel, constant-current sink light-emitting diode (LED) driver. Each channel can be individually controlled with a simple serial communications protocol that is compatible with 3.3-V or 5-V CMOS logic levels, depending on the operating VCC. When the serial data buffer is loaded, a LAT rising edge transfers the data to the OUT*n* outputs. The BLANK pin can be used to turn off all OUT*n* outputs during power-on and output data latching to prevent unwanted image displays during these times. The constant-current value of all 16 channels is set by a single external resistor.



Typical Application Circuit (Multiple Daisy-Chained TLC59284s)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



www.ti.com



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

PRODUCT PACKAGE-LEAD ORDERING NUMBER TRANSPORT MEDIA, QUANTITY						
TLC59284	SSOR 34, OSOR 34	TLC59284DBQR	Tape and Reel, 2500			
	SSOP-24, QSOP-24	TLC59284DBQ	Tube, 50			

(1)For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾⁽²⁾

Over operating free-air temperature range, unless otherwise noted.

		VAL	VALUE		
		MIN			
Supply voltage	V _{CC}	-0.3	+6	V	
Input voltage range, V _{IN}	SIN, SCLK, LAT, BLANK, IREF	-0.3	V _{CC} + 0.3	V	
	Output range, SOUT	-0.3	$V_{CC} + 0.3$	V	
Output voltage range, V _{OUT}	Output range, OUT0 to OUT15	-0.3	+11	V	
Current, I _{OUT}	Output (dc), OUT0 to OUT15		+50	mA	
Tomporatura	Operating junction, T _{J(MAX)}		+150	°C	
Temperature	Storage range, T _{stg}	-55	+150	°C	
Flastrastatia discharge (FSD) ratinge	Human body model (HBM)		4000	V	
Electrostatic discharge (ESD) ratings	Charged device model (CDM)		2000	V	

Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may (1) degrade device reliability. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those specified is not supported.

All voltage values are with respect to network ground terminal. (2)

THERMAL INFORMATION

		TLC59284		
	THERMAL METRIC ⁽¹⁾	DBQ	UNITS	
		24 PINS		
θ_{JA}	Junction-to-ambient thermal resistance	91.5		
θ _{JCtop}	Junction-to-case (top) thermal resistance	55.2		
θ_{JB}	Junction-to-board thermal resistance	44.9	°C/W	
ΨJT	Junction-to-top characterization parameter	16.8	C/W	
Ψ_{JB}	Junction-to-board characterization parameter	44.5		
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A		

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012

RECOMMENDED OPERATING CONDITIONS

At $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.

				TLC59	284	
	PARAMETER	2	TEST CONDITIONS	MIN	MAX	UNIT
DC CHARA	CTERISTICS (V _{CC} = 3	V to 5.5 V)	•			
V _{CC}	Supply voltage			3	5.5	V
Vo	Voltage applied to output		OUT0 to OUT15		10	V
V _{IH}	la su de calla su a	High	SIN, SCLK, LAT, BLANK	$0.7 \times V_{CC}$	V _{CC}	V
V _{IL}	Input voltage	Low	SIN, SCLK, LAT, BLANK	GND	$0.3 \times V_{CC}$	V
I _{OH}	Output current	High	SOUT		-2	mA
I _{OL}		Low	SOUT		2	mA
			OUT0 to OUT15, 3 V \leq V _{CC} \leq 3.6 V	2	35	mA
I _{OLC}	Constant output sink	current	OUT0 to OUT15, 3.6 V < V _{CC} \leq 5.5 V	2	45	mA
T _A	Temperature range	Operating free-air		-40	+85	°C
TJ	Temperature range	Operating junction		-40	+125	°C
	CTERISTICS (V _{CC} = 3	V to 5.5 V)				
f _{CLK (SCLK)}	Data shift clock frequencies	uency	SCLK		35	MHz
t _{WH0}			SCLK	10		ns
t _{WL0}			SCLK	10		ns
t _{WH1}	Pulse duration		LAT	20		ns
t _{WH2}			BLANK	100		ns
t _{WL2}			BLANK	50		ns
t _{SU0}	Cotup time		SIN↑↓ – SCLK↑	4		ns
t _{SU1}	Setup time		LAT↓ – SCLK↑	10		ns
t _{H0}	Lold time		SIN↑↓ – SCLK↑	4		ns
t _{H1}	Hold time		LAT↓ – SCLK↑	10		ns



ELECTRICAL CHARACTERISTICS

All minimum and maximum specifications are at $T_A = -40^{\circ}$ C to +85°C and $V_{CC} = 3$ V to 5.5 V, unless otherwise noted. Typical specifications are at $T_A = +25^{\circ}$ C and $V_{CC} = 3.3$ V.

					т	LC59284		
PARAMETER			TEST CONDITIONS	TEST CONDITIONS		TYP	MAX	UNIT
V _{OH}	Output voltage	High	I _{OH} = −2 mA at SOUT		$V_{CC} - 0.4$		V_{CC}	V
V _{OL}	Output voltage	Low	I _{OL} = 2 mA at SOUT				0.4	V
VIREF	Reference voltage	ge output	$R_{IREF} = 1.5 \text{ k}\Omega, T_A = +25^{\circ}C$			1.208		V
I _{IN}	Input current		$V_{IN} = V_{CC}$ or GND at SIN and SCLK		-1		1	μA
I _{CC0}			SIN, SCLK, LAT = GND, BLANK = V _{OUTn} = V	$V_{\rm CC}, R_{\rm IREF} = {\rm open}$		1	2	mA
I _{CC1}			SIN, SCLK, LAT = GND, BLANK = $V_{OUTn} = V$ R _{IREF} = 3 k Ω (I _{OUT} = 17.6 mA target)	/ _{CC} ,		3	4	mA
I _{CC2}	Supply current (V _{CC})	All OUT $n = ON$, SIN, SCLK, LAT, BLANK = C V _{OUTn} = 0.8 V, R _{IREF} = 3 k Ω		7	9	mA	
I _{CC3}			All OUT $n = ON$, SIN, SCLK, LAT, BLANK = GND, V _{OUT n} = 0.8 V, R _{IREF} = 1.5 k Ω (l _{OUT} = 35.3 mA target)			8	11	mA
I _{OLC}	Constant output current		All OUT $n = ON$, $V_{OUTn} = V_{OUTfix} = 0.8$ V, R_{IRE} T _A = +25°C (see Figure 8)	_F = 1.5 kΩ,	32.9	35.3	37.7	mA
	Output leakage current		$ \begin{array}{l} \mbox{All OUT} n = \mbox{OFF}, \ \mbox{V}_{OUTn} = \mbox{V}_{OUTfix} = 10 \ \mbox{V}, \\ \mbox{BLANK} = \mbox{V}_{CC}, \ \mbox{R}_{IREF} = 1.5 \ \mbox{k}\Omega \ (see \ \mbox{Figure 8}) \end{array} \begin{array}{l} \mbox{T}_{J} = +85^{\circ}\mbox{C} \\ \mbox{T}_{J} = +85^{\circ}\mbox{C} \\ \mbox{T}_{J} = +125^{\circ}\mbox{C} \end{array} $	$T_J = +25^{\circ}C$			0.1	μA
I _{OLKG0}				T _J = +85°C			0.2	μA
					0.07	0.5	μA	
ΔI_{OLC0}	Constant-	Channel-to- channel ⁽¹⁾	All OUT n = ON, V _{OUTn} = V _{OUTfix} = 0.8 V, R _{IRE} T _A = +25°C (see Figure 8)	_F = 1.5 kΩ,		±1.4	±3	%
ΔI _{OLC1}	current error				±2	±4	%	
ΔI_{OLC2}	Line regulation ⁽³⁾ All OUT <i>n</i> = ON, $V_{OUTn} = V_{OUTfix} = 0.8 \text{ V}$, $R_{IREF} = 1.5 \text{ k}\Omega$, $V_{CC} = 3 \text{ V}$ to 5.5 V			±0.05	±1	%/V		
ΔI _{OLC3}	Load regulation ⁽⁴⁾		All OUT n = ON, V _{OUTn} = 0.8 V to 3 V, V _{OUTfix} R _{IREF} = 1.5 kΩ	= 0.8 V,		±0.5	±1	%/V
R _{PUP}		Pull-up	BLANK		250	500	750	kΩ
R _{PDWN}	Resistor	Pull-down	LAT		250	500	750	kΩ


(1) The deviation of each output from the average of OUT0 to OUT15 constant-current. Deviation is calculated by the formula:

$$\Delta (\%) = \frac{I_{OUTn}}{\frac{(I_{OUT0} + I_{OUT1} + \dots + I_{OUT14} + I_{OUT18})}{16}}$$

ι The deviation of the OUT0 to OUT15 constant-current average from the ideal constant-current value. (2)

× 100

Deviation is calculated by the following formula:






www.ti.com

SWITCHING CHARACTERISTICS

All minimum and maximum specifications are at $T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $V_{CC} = 3$ V to 5.5 V, $C_L = 15$ pF, $R_L = 110 \Omega$, $R_{IREF} = 1.5 \text{ k}\Omega$, and $V_{LED} = 5.0$ V, unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C and $V_{CC} = 3.3$ V.

			TLC59284			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _{R0}	Rise time	SOUT (see Figure 7)		3	10	ns
t _{R1}	Rise lime	OUT <i>n</i> (see Figure 6)		44		ns
t _{F0}	- Fall time	SOUT (see Figure 7)		3	10	ns
t _{F1}	Fail lime	OUT <i>n</i> (see Figure 6)		44		ns
t _{D0}		SCLK↑ to SOUT↑↓		11	20	ns
t _{D1}	Propagation delay time	LAT \uparrow or BLANK $\uparrow\downarrow$ to OUT0 on or off, T _A = +25°C		60	100	ns
t _{D2}		Grouped OUT <i>n</i> on or off to next group on or off, $T_A = +25^{\circ}C$		2		ns
t _{ON_ERR}	Output on-time error ⁽¹⁾	Output on or off latch data = all '1', 50-ns BLANK GND level pulse, V _{CC} = 3.3 V, T _A = +25°C	-45		45	ns

(1) Output on-time error (t_{ON_ERR}) is calculated by the formula: t_{ON_ERR} (ns) = t_{OUT_ON} – BLANK low-level one-shot pulse width (t_{WL2}). t_{OUT_ON} indicates the actual on-time of the constant-current output.



PIN CONFIGURATIONS

Texas Instruments

PIN DESCRIPTIONS

PIN			
NAME	NUMBER	I/O	DESCRIPTION
BLANK	21	I	All outputs empty (blank); Schmitt buffer input. When BLANK is high, all constant-current outputs (OUT0 to OUT15) are forced off. When BLANK is low, all constant-current outputs are controlled by the data in the output on or off data latch. This pin is internally pulled up to V_{CC} with a 500-k Ω (typ) resistor.
GND	1	—	Power ground
IREF	23	I/O	Constant-current value setting, the OUT0 to OUT15 sink constant-current outputs are set to the desired values by connecting an external resistor between IREF and GND.
LAT	4	I	Level-triggered latch; Schmitt buffer input. The data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are also changed. The data in the data latch are held when LAT is low. This pin is internally pulled down to GND with a 500-k Ω (typ) resistor.
OUT0	5	0	Constant-current output. Each output can be tied together with others to increase the constant-current. Different voltages can be applied to each output.
OUT1	6	0	Constant-current output
OUT2	7	0	Constant-current output
OUT3	8	0	Constant-current output
OUT4	9	0	Constant-current output
OUT5	10	0	Constant-current output
OUT6	11	0	Constant-current output
OUT7	12	0	Constant-current output
OUT8	13	0	Constant-current output
OUT9	14	0	Constant-current output
OUT10	15	0	Constant-current output
OUT11	16	0	Constant-current output
OUT12	17	0	Constant-current output
OUT13	18	0	Constant-current output
OUT14	19	0	Constant-current output
OUT15	20	0	Constant-current output
SCLK	3	Ι	Serial data shift clock; Schmitt buffer input. All data in the 16-bit shift register are shifted toward the MSB by a 1-bit SCLK synchronization.
SIN	2	I	Serial data input for driver on or off control; Schmitt buffer input. When SIN is high, the LSB is set to '1' for only one SCLK input rising edge. If two SCLK rising edges are input while SIN is high, then the 16-bit shift register LSB and LSB+1 are set to '1'. When SIN is low, the LSB is set to '0' at the SCLK input rising edge.
SOUT	22	0	Serial data output. This output is connected to the 16-bit shift register MSB. SOUT data changes at the SCLK rising edge.
VCC	24		Power-supply voltage



VCC ŧ vcc o SIN O Л MSB LSB 16-Bit Shift Register (1 Bit x 16 Channels) SCLK O -O SOUT 0 15 ••• MSB LSB LAT O-Output On/Off Data Latch (1 Bit x 16 Channels) 0 15 ----BLANK O 16-Channel Constant-Current Sink Driver with Switching Delay IREF O GND 6 6 d 6 ... OUTO OUT1 OUT14 OUT15

FUNCTIONAL BLOCK DIAGRAM

PARAMETER MEASUREMENT INFORMATION

PIN-EQUIVALENT INPUT AND OUTPUT SCHEMATIC DIAGRAMS




Figure 1. SIN and SCLK




Figure 2. LAT






Figure 3. BLANK





(1) n = 0 to 15.

Figure 5. OUT0 Through OUT15



SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012

TEST CIRCUITS




Figure 6. OUT*n* Rise and Fall Time Test Circuit




Figure 7. SOUT Rise and Fall Time Test Circuit




Figure 8. OUTn Constant-Current Test Circuit



TIMING DIAGRAMS






Figure 9. Input Timing Diagram




(1) t_{ON_ERR} is calculated by t_{OUTON} – $t_{\text{WL2}}.$

(2) Input pulse rise and fall time is 1 ns to 3 ns.






SBVS208A - OCTOBER 2012 - REVISED OCTOBER 2012



(1) Output on or off data = FFFFh.

(2) $t_{ON_ERR} = t_{OUTON} - t_{WL2}$.




TEXAS INSTRUMENTS

www.ti.com




At T_A = +25°C and V_{CC} = 3.3 V, unless otherwise noted.






SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012







www.ti.com

STRUMENTS

DETAILED DESCRIPTION

CONSTANT SINK CURRENT VALUE SETTING

The constant-current values are determined by an external resistor (R_{IREF}) placed between IREF and GND. The resistor (R_{IREF}) value is calculated by Equation 1.

$$\mathsf{R}_{\mathsf{IREF}}(\mathsf{k}\Omega) = \frac{\mathsf{V}_{\mathsf{IREF}}(\mathsf{V})}{\mathsf{I}_{\mathsf{OLC}}(\mathsf{m}\mathsf{A})} \times 43.8$$

Where:

 V_{IREF} = the internal reference voltage on the IREF pin (typically 1.208 V)

(1)

 I_{OLC} must be set in the range of 2 mA to 35 mA when V_{CC} is less than 3.6 V. Also, when V_{CC} is equal to 3.6 V or greater, I_{OLC} must be set in the range of 2 mA to 45 mA. The constant sink current characteristic for the external resistor value is illustrated in Figure 12. Table 1 describes the constant-current output versus external resistor value.

Table 1. Constant-Current Output versus External Resistor Value						
I _{OLC} (mA)	R _{IREF} (kΩ, Typical)					
45 (V _{CC} > 3.6 V only)	1.18					
40 (V _{CC} > 3.6 V only)	1.32					
35	1.51					
30	1.76					
25	2.12					
20	2.65					
15	3.53					
10	5.29					
5	10.6					
2	26.5					

Table 1. Constant-Current Output versus External Resistor Value

CONSTANT-CURRENT DRIVER ON OR OFF CONTROL

When BLANK is low, the corresponding output is turned on if the data in the on or off control data latch are '1' and remains off if the data are '0'. When BLANK is high, all outputs are forced off. This control is shown in Table 2.

OUTPUT ON OR OFF DATA	CONSTANT-CURRENT OUTPUT STATUS
0	Off
1	On

When the device is initially powered on, the data in the 16-bit shift register and output on or off data latch are not set to default values. Therefore, the output on or off data must be written to the data latch before turning the constant-current output on. **BLANK should be high when powered on because the constant-current may be turned on as a result of random data in the output on or off data latch.**




TLC59284

www.ti.com

REGISTER CONFIGURATION

The TLC59284 has a 16-bit shift register and an output on or off data latch. Both the shift register and data latch are 16 bits long and are used to turn the constant-current outputs on and off. Figure 21 shows the shift register and data latch configuration. The data at the SIN pin are shifted into the 16-bit shift register LSB at the rising edge of the SCLK pin; SOUT data change at the SCLK rising edge.



To Constant-Current Driver Control Block

Figure 21. 16-Bit Shift Register and Output On or Off Data Latch Configuration

The output on or off data in the 16-bit shift register continue to transfer to the output on or off data latch while LAT is high. Therefore, if the data in the 16-bit shift register are changed when LAT is high, the data in the data latch are held when LAT is low. When the device initially powers on, the data in the output on or off shift register and latch are not set to default values; on or off control data must be written to the on or off control data latch before turning the constant-current output on. All constant-current outputs are forced off when BLANK is high. The OUT*n* on or off outputs are controlled by the data in the output on or off data truth table and timing diagram are shown in Table 3 and Figure 22, respectively.

				-	
SCLK	LAT	BLANK	SIN	OUT0OUT7OUT15	SOUT
<u>↑</u>	High	Low	Dn	DnDn – 7Dn – 15	Dn – 15
<u>↑</u>	Low	Low	Dn + 1	No change	Dn – 14
↑	High	Low	Dn + 2	Dn + 2Dn – 5Dn – 13	Dn – 13
Ļ	—	Low	Dn + 3	Dn + 2Dn – 5Dn – 13	Dn – 13
\downarrow	—	High	Dn + 3	Off	Dn – 13

Table 3. Truth Table in Operation

TEXAS INSTRUMENTS

SBVS208A-OCTOBER 2012-REVISED OCTOBER 2012






Figure 22. Operation Timing Diagram

NOISE REDUCTION

Large surge currents may flow through the device and board if all 16 outputs turn on or off simultaneously. These large current surges can induce detrimental noise and electromagnetic interference (EMI) into other circuits. The TLC59284 independently turns on or off the outputs for each group with a 1-ns (typ) delay time; see Figure 11. The 16 outputs are grouped into nine groups of either one or two outputs: group 1 (OUT0), group 2 (OUT1 and OUT15), group 3 (OUT2 and OUT14), group 4 (OUT3 and OUT13), group 5 (OUT4 and OUT12), group 6 (OUT5 and OUT11), group 7 (OUT6 and OUT10), group 8 (OUT7 and OUT9), and group 9 (OUT9). Both turn-on and turn-off times are delayed when BLANK transitions from low to high or high to low. Also when output-on and -off data are changed at the LAT rising edge while BLANK is low, both turn-on and turn-off times are delayed. However, the state of each output is controlled by the data in the output on or off data latch and the BLANK level.



www.ti.com

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	Changes from Original (October 2012) to Revision A					
•	Changed HBM ESD rating maximum specification in Absolute Maximum Ratings table	2				
•	Changed I _{CC2} maximum specification in Electrical Characteristics table	4				



10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59284DBQ	ACTIVE	SSOP	DBQ	24	50	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284	Samples
TLC59284DBQR	ACTIVE	SSOP	DBQ	24	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TLC59284	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal				
	_	-	_	-

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59284DBQR	SSOP	DBQ	24	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

30-Dec-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59284DBQR	SSOP	DBQ	24	2500	853.0	449.0	35.0

DBQ (R-PDSO-G24)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15) per side.

D. Falls within JEDEC MO-137 variation AE.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated