

SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

LP8553 High-Efficiency LED Backlight Driver for Notebooks

Check for Samples: LP8553

FEATURES

- High-Voltage DC/DC Boost Converter with Integrated FET with Four Switching Frequency Options: 156/312/625/1250 kHz
- 2.7V to 22V Input Voltage Range to Support 1x...5x Cell Li-Ion Batteries
- Programmable PWM Resolution
 - 8 to 13 True Bit (Steady State)
 - Additional 1 to 3 Bits Using Dithering During Brightness Changes
- I²C and PWM Brightness Control
- Automatic PWM & Current Dimming for Improved Efficiency
- PWM Output Frequency and LED Current Set Through Resistors
- Optional Synchronization to Display V_{SYNC} Signal
- 4 LED Outputs with LED Fault (Short/Open) Detection
- Low Input Voltage, Over-Temperature, Over-Current Detection and Shutdown
- Minimum Number of External Components
- DSBGA 25-Bump Package, 2.466 x 2.466 x 0.6 mm

Typical Application (1)

APPLICATIONS


- Notebook and Netbook LCD Display LED Backlight
- LED Lighting

DESCRIPTION

The LP8553 is a white LED driver with integrated boost converter. It has four adjustable current sinks which can be controlled by PWM input or with I^2C -compatible serial interface.

The boost converter has adaptive output-voltage control based on the LED driver voltages. This feature minimizes the power consumption by adjusting the voltage to lowest sufficient level in all conditions.

LED outputs have 8-bit current resolution and up to 13-bit PWM resolution with additional 1-3 bit dithering to achieve smooth and precise brightness control. Proprietary Phase Shift PWM control is used for LED outputs to reduce peak current from the boost converter, thus making the boost capacitors smaller. The Phase Shifting scheme also eliminates audible noise.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners. LP8553

TEXAS INSTRUMENTS

DESCRIPTION (CONTINUED)


Automatic PWM dimming at lower brightness values and current dimming at higher brightness values can be used to improve the optical efficiency.

Internal EEPROM is used for storing the configuration data. This makes it possible to have minimum external component count and make the solution very small.

LP8553 has safety features which make it possible to detect LED outputs with open or short fault. Low input voltage and boost over-current conditions are also monitored, and the chip is turned off when these events occur. Thermal de-rating function prevents overheating of the device by reducing backlight brightness when set temperature has been reached.

LP8553 is available in TI's DSBGA 25-bump package.

Typical Application for Low Input Voltage (2)



Note: Separate 5V rail to V_{LDO} can be also used to improve efficiency for applications with higher battery voltage. No power sequencing requirements between V_{IN}/V_{LDO} and V_{BATT} .



www.ti.com

Connection Diagrams






Figure 1. Package Number YZR002511A Top View







www.ti.com

| Pin # | Name | Туре | PIN DESCRIPTIONS ⁽¹⁾ Description |
|-------|--------|------|---|
| A1 | GND SW | G | Boost switch ground |
| A2 | GND_SW | G | Boost switch ground |
| A3 | EN | | Enable input pin |
| A4 | PWM | Α | PWM dimming input. This pin must be connected to GND if not used. |
| A5 | FB | А | Boost feedback input |
| B1 | SW | A | Boost switch |
| B2 | SW | A | Boost switch |
| B3 | ISET | А | Set resistor for LED current. This pin can be left floating if not used. |
| B4 | FSET | А | PWM frequency set resistor. This pin can be left floating if not used. |
| B5 | GND_S | G | Signal ground |
| C1 | VIN | Р | Input power supply up to 22V. If 2.7V ≤ VBATT < 5.5V (Typical Application for Low Input Voltage (2)) then external 5V rail must be used for VLDO and VIN. |
| C2 | FILTER | А | Low pass filter for PLL. This pin can be left floating if not used. |
| C3 | FAULT | OD | Fault indication output. If not used, can be left floating. |
| C4 | VDDIO | Р | Digital IO reference voltage (1.65V5V) for I ² C interface and PWM input. |
| C5 | OUT3 | А | Current sink output |
| D1 | VLDO | Р | LDO output voltage. External 5V rail can be connected to this pin in low voltage application. |
| D2 | VSYNC | I | V _{SYNC} input. This pin must be connected to GND if not used. |
| D3 | SCLK | I | Serial clock. This pin must be connected to GND if not used. |
| D4 | SDA | I/O | Serial data. This pin must be connected to GND if not used. |
| D5 | OUT2 | А | Current sink output |
| E1 | NC | - | Not connected |
| E2 | NC | - | Not connected |
| E3 | OUT4 | А | Current sink output |
| E4 | GND_L | G | LED ground |
| E5 | OUT1 | А | Current sink output |

(1) A: Analog Pin, G: Ground Pin, P: Power Pin, I: Input Pin, I/O: Input/Output Pin, O: Output Pin, OD: Open Drain Pin

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

Absolute Maximum Ratings (1)(2)(3)

| V _{IN} | -0.3V to +24.0V |
|--|-----------------------|
| V _{LDO} | -0.3V to +6.0V |
| Voltage on Logic Pins (VSYNC, PWM, EN, SCLK, SDA) | -0.3V to +6.0V |
| Voltage on Logic Pin (FAULT) | -0.3V to VDDIO + 0.3V |
| Voltage on Analog Pins (FILTER, VDDIO, ISET, FSET) | -0.3V to +6.0V |
| V (OUT1OUT4, SW, FB) | -0.3V to +44.0V |
| Continuous Power Dissipation ⁽⁴⁾ | Internally Limited |
| Junction Temperature (T _{J-MAX}) | 125°C |
| Storage Temperature Range | -65°C to +150°C |
| Maximum Lead Temperature (Soldering) | (5) |
| ESD Rating | (6) |
| Human Body Model: | 2 kV |
| Machine Model: | 200V |
| Charged Device Model: | 1 kV |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) If Military/Aerospace specified devices are required, please contact the TI Sales Office/ Distributors for availability and specifications.
 (3) All voltages are with respect to the potential at the GND pins.

(4) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at T_J = 150°C (typ.) and disengages at T_J = 130°C (typ.).

(5) For detailed soldering specifications and information, please refer to Texas Instrument AN1112: DSBGA Wafer Level Chip Scale Package.

(6) Human Body Model, applicable standard JESD22-A114C. Machine Model, applicable standard JESD22- A115-A. Charged Device Model, applicable standard JESD22A-C101.

Operating Ratings (1)(2)

| Input Voltage Range (V _{IN}) typ. app. (1) | 5.5V to 22V |
|---|-----------------|
| Input Voltage Range (V _{IN} + V _{LDO}) typ. app. (2) | 4.5V to 5.5V |
| V _{DDIO} | 1.65V to 5V |
| V(OUT1OUT4, SW, FB) | 0V to 40V |
| Junction Temperature (T _J) Range | -30°C to +125°C |
| Ambient Temperature (T _A) Range ⁽³⁾ | −30°C to +85°C |

(1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is ensured. Operating Ratings do not imply ensured performance limits. For ensured performance limits and associated test conditions, see the Electrical Characteristics tables.

(2) All voltages are with respect to the potential at the GND pins.

(3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (θ_{JA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} - (θ_{JA} × P_{D-MAX}).

Thermal Properties

| Junction-to-Ambient Thermal Resistance (θ_{JA}), YZR Package ⁽¹⁾ | 40 to 73°C/W |
|--|--------------|
| | |

(1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

www.ti.com

Electrical Characteristics (1)(2)

Limits in standard typeface are for $T_A = 25^{\circ}$ C. Limits in **boldface** type apply over the full operating junction temperature range (-30 °C ≤ $T_A ≤ +85^{\circ}$ C). Unless otherwise specified: $V_{IN} = 12.0$ V, $V_{DDIO} = 2.8$ V, $C_{VLDO} = 1 \ \mu$ F, L1 = 15 μ H, $C_{IN} = 10 \ \mu$ F, $C_{OUT} = 10 \ \mu$ F. $R_{ISET} = 16 \ k\Omega^{(3)}$

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|------------------|---|--|----------|-----|-----------------|-------|
| I _{IN} | Standby Supply Current | Internal LDO disabled EN=L and PWM=L | | | 1 | μA |
| | Normal Mode Supply Current | LDO enabled, boost enabled, no current going through LED outputs 5 MHz PLL Clock | | 3.0 | | |
| | | 10 MHz PLL Clock | | 3.7 | | mA |
| | | 20 MHz PLL Clock | | 4.7 | | |
| | | 40 MHz PLL Clock | | 6.7 | | 1 |
| f _{OSC} | Internal Oscillator Frequency Accuracy | | -4 -7 | | +4 +7 | % |
| V _{LDO} | Internal LDO Voltage | | 4.5 | 5.0 | 5.5 | V |
| I _{LDO} | Internal LDO External Loading | | | | 5.0 | mA |

(1) All voltages are with respect to the potential at the GND pins.

(2) Min and Max limits are ensured by design, test, or statistical analysis. Typical numbers are not ensured, but do represent the most likely norm.

(3) Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Boost Converter Electrical Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------------------------|---------------------------------|--|-----|---------------------------|-----|-------|
| RDS _{ON} | Switch ON Resistance | I _{SW} = 0.5A | | 0.12 | | Ω |
| V _{MAX} | Boost Maximum Output Voltage | | | 40 | | V |
| | | $9.0V \le V_{BATT}, V_{OUT} = 35V$ | | 450 | | |
| I _{LOAD} | Maximum Continuous Load | $6.0V \le V_{BATT}, V_{OUT} = 35V$ | | 300 | | mA |
| | Current | $3.0V \le V_{BATT}, V_{OUT} = 25V$ | | 180 | 10 | |
| V _{OUT} /V _{IN} | Conversion Ratio | f _{SW} = 1.25 MHz | | | 10 | |
| f _{SW} | Switching Frequency | BOOST_FREQ = 00 BOOST_FREQ = 01 BOOST_FREQ = 10 BOOST_FREQ = 11 | | 156 312 625 1250 | | kHz |
| V _{OV} | Over-voltage Protection Voltage | | | V _{BOOST} + 1.6V | | V |
| t _{PULSE} | Switch Pulse Minimum Width | no load | | 50 | | ns |
| t _{STARTUP} | Startup Time | (1) | | 6 | | ms |
| I _{MAX} | SW Pin Current Limit | BOOST_IMAX = 0 BOOST_IMAX = 1 | | 1.4 2.5 | | А |

(1) Startup time is measured from the moment boost is activated until the V_{OUT} crosses 90% of its target value.

LED Driver Electrical Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|----------------------|------------------------------------|---|----------|-----|----------|-------|
| I _{LEAKAGE} | Leakage Current | Outputs OUT1OUT4, V _{OUT} = 40V | | 0.1 | 1 | μA |
| | Maximum Source Current OUT1OUT4 | EN_I_RES = 0, CURRENT[7:0] = FFh | | 30 | | mA |
| IMAX | | EN_I_RES = 1, CURRENT[7:0] = FFh | | 50 | | |
| I _{OUT} | Output Current Accuracy | Output current set to 23 mA, EN_I_RES = 1 | -3 -4 | | +3 +4 | % |
| IMATCH | Matching ⁽¹⁾ | Output current set to 23 mA, EN_I_RES = 1 | | 0.5 | | % |

(1) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current sinks on the part (OUT1 to OUT4), the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Two matching numbers are calculated: (MAX-AVG)/AVG and (AVG-MIN/AVG). The largest number of the two (worst case) is considered the matching figure. The typical specification provided is the most likely norm of the matching figure for all parts. Note that some manufacturers have different definitions in use.



_P8553

www.ti.com

LED Driver Electrical Characteristics (continued)

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|--------------------|-----------------------------------|--|-----|-------|-----|-------|
| | | $f_{LED} = 5 \text{ kHz}, f_{PLL} = 5 \text{ MHz}$ | | 10 | | |
| | | $f_{LED} = 10 \text{ kHz}, f_{PLL} = 5 \text{ MHz}$ | | 9 | | |
| | PWM Output Resolution | $f_{LED} = 20 \text{ kHz}, f_{PLL} = 5 \text{ MHz}$ | | 8 | | bits |
| PWM _{RES} | (2) | $f_{LED} = 5 \text{ kHz}, f_{PLL} = 40 \text{ MHz}$ | | 13 | | DIIS |
| | | $f_{LED} = 10 \text{ kHz}, f_{PLL} = 40 \text{ MHz}$ | | 12 | | |
| | | $f_{LED} = 20 \text{ kHz}, f_{PLL} = 40 \text{ MHz}$ | | 11 | | |
| f _{LED} | LED Switching Frequency | PWM_FREQ[4:0] = 00000b PLL clock 5 MHz | | 600 | | |
| | (2) | PWM_FREQ[4:0] = 11111b PLL clock 5 MHz | | 19.2k | | Hz |
| V | Saturation Voltage ⁽³⁾ | Output current set to 20 mA | | 105 | 220 | mV |
| V _{SAT} | Saturation Voltage ⁽³⁾ | Output current set to 30 mA | | 160 | 290 | IIIV |

PWM output resolution and frequency depend on the PLL settings. Please see PWM Frequency Setting for full description Saturation voltage is defined as the voltage when the LED current has dropped 10% from the value measured at 1V. (2)

(3)

PWM Interface Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|----------------------|--|---|-----|----------------------|-----|-------|
| f _{PWM} | PWM Frequency Range | | 0.1 | | 25 | kHz |
| t _{MIN_ON} | Minimum Pulse ON time | | | 1 | | |
| t _{MIN_OFF} | Minimum Pulse OFF time | | | 1 | | μs |
| t _{STARTUP} | Turn on delay from standby to backlight on | PWM input active, EN pin rise from low to high | | 6 | | ms |
| T _{STBY} | Turn Off Delay | PWM input low time for turn off, slope disabled | | 50 | | ms |
| PWM _{RES} | PWM Input Resolution | | | 10 11 12 13 | | bits |

Under-Voltage Protection

| Symbol | Parameter | Condition | Min | Тур | Мах | Units |
|-------------------|--|-------------------------|------|----------|------|-------|
| | | UVLO[1:0] = 00 | | Disabled | | |
| | | UVLO[1:0] = 01, falling | 2.55 | 2.70 | 2.94 | |
| | V _{IN} UVLO Threshold Voltage | UVLO[1:0] = 01, rising | 2.62 | 2.76 | 3.00 | |
| V _{UVLO} | | UVLO[1:0] = 10, falling | 5.11 | 5.40 | 5.68 | V |
| | | UVLO[1:0] = 10, rising | 5.38 | 5.70 | 5.98 | |
| | | UVLO[1:0] = 11, falling | 7.75 | 8.10 | 8.45 | |
| | | UVLO[1:0] = 11, rising | 8.36 | 8.73 | 9.20 | |

Logic Interface Characteristics

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|--------------------|------------------|-----------|------|-----|-------|-------|
| Logic In | put EN | | | | | |
| V _{IL} | Input Low Level | | | | 0.4 | V |
| V _{IH} | Input High Level | | 1.2 | | | V |
| lj – | Input Current | | -1.0 | | 1.0 | μA |
| Logic In | out VSYNC | | | | | |
| V _{IL} | Input Low Level | | | | 0.4 | V |
| V _{IH} | Input High Level | | 2.2 | | | V |
| lj – | Input Current | | -1.0 | | 1.0 | μA |
| f _{VSYNC} | Frequency Range | | 58 | 60 | 55000 | Hz |

Instruments

www.ti.com

EXAS


Logic Interface Characteristics (continued)

| Symbol | Parameter | Condition | Min | Тур | Max | Units |
|-----------------|------------------------|---|-----------------------|-----|-----------------------|-------|
| Logic In | put PWM | - | | | | |
| V _{IL} | Input Low Level | | | | 0.2xV _{DDIO} | V |
| V _{IH} | Input High Level | | 0.8xV _{DDIO} | | | V |
| I _I | Input Current | | -1.0 | | 1.0 | μA |
| Logic In | puts SCL, SDA | | | | | |
| V _{IL} | Input Low Level | | | | 0.2xV _{DDIO} | V |
| V _{IH} | Input High Level | | 0.8xV _{DDIO} | | | V |
| I _I | Input Current | | -1.0 | | 1.0 | μA |
| Logic Ou | utputs SDA, FAULT | | | | | |
| V _{OL} | Output Low Level | I _{OUT} = 3 mA (pull-up current) | | 0.3 | 0.5 | V |
| ۱L | Output Leakage Current | $V_{OUT} = 2.8V$ | -1.0 | | 1.0 | μA |

I²C Serial Bus Timing Parameters (SDA, SCLK) ⁽¹⁾

| Symbol | Devementer | Lim | Limit | | | |
|-------------------|--|----------------------|-------|-------|--|--|
| Symbol | Parameter | Min | Max | Units | | |
| f _{SCLK} | Clock Frequency | | 400 | kHz | | |
| 1 | Hold Time (repeated) START Condition | 0.6 | | μs | | |
| 2 | Clock Low Time | 1.3 | | μs | | |
| 3 | Clock High Time | 600 | | ns | | |
| 4 | Setup Time for a Repeated START Condition | 600 | | ns | | |
| 5 | Data Hold Time | 50 | | ns | | |
| 6 | Data Setup Time | 100 | | ns | | |
| 7 | Rise Time of SDA and SCL | 20+0.1C _b | 300 | ns | | |
| 8 | Fall Time of SDA and SCL | 15+0.1C _b | 300 | ns | | |
| 9 | Set-up Time for STOP condition | 600 | | ns | | |
| 10 | Bus Free Time between a STOP and a START Condition | 1.3 | | μs | | |
| C _b | Capacitive Load Parameter for Each Bus Line Load of 1 pF corresponds to 1 ns. | 10 | 200 | ns | | |

(1) Ensured by design. $V_{DDIO} = 1.65V$ to 5.5V.













Unless otherwise specified: V_{BATT} = 12.0V, C_{VLDO} = 1 μ F, L1 = 33 μ H, C_{IN} = 10 μ F, C_{OUT} = 10 μ F




















Figure 8.

Copyright © 2011–2014, Texas Instruments Incorporated

Texas Instruments


www.ti.com





SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

MODES OF OPERATION



- **RESET:** In the RESET mode all the internal registers are reset to the default values. Reset is entered always when VLDO voltage is low. EN pin is enable for the internal LDO. Power On Reset (POR) will activate during the chip startup or when the supply voltage VLDO fall below POR level. Once VLDO rises above POR level, POR will inactivate and the chip will continue to the STANDBY mode.
- **STANDBY:** The STANDBY mode is entered if the register bit BL_CTL is LOW and external PWM input is not active and POR is not active. This is the low power consumption mode, when only internal 5V LDO is enabled. Registers can be written in this mode and the control bits are effective immediately after start up.
- **STARTUP:** When BL_CTL bit is written high or PWM signal is high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (VREF, Bias, Oscillator etc.). Internal EPROM and EEPROM are read in this mode. To ensure the correct oscillator initialization etc, a 2 ms delay is generated by the internal state-machine. If the chip temperature rises too high, the Thermal Shutdown (TSD) disables the chip operation and STARTUP mode is entered until no thermal shutdown event is present.
- **BOOST STARTUP:** Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is raised in low current PWM mode during the 4 ms delay generated by the state-machine. All LED outputs are off during the 4 ms delay to ensure smooth startup. The Boost startup is entered from Internal Startup Sequence if EN_BOOST is HIGH.
- **NORMAL:** During NORMAL mode the user controls the chip using the external PWM input or with Control Registers through I²C. The registers can be written in any sequence and any number of bits can be altered in a register in one write.

Functional Overview

LP8553 is a high-voltage LED driver for medium sized LCD backlight applications. It includes high-voltage boost converter. Boost voltage automatically sets to the correct level needed to drive the LED strings. This is done by monitoring LED output voltage drop in real time.



www.ti.com

Four LED outputs are driven either with constant current sinks with PWM control or by controlling both PWM and current. Constant current value is set with EEPROM bits and with R_{ISET} resistor. Brightness (PWM) is controlled either with I²C register or with PWM input. PWM frequencies are set with EEPROM bits and with R_{FSET} resistor. Special Phase-Shift PWM mode can be used to reduce boost output current peak, thus reducing output ripple, capacitor size and audible noise.

With LP8553 it is possible to synchronize the PWM output frequency to V_{SYNC} signal received from video processor. Internal PLL ensures that the PWM output clock is always synchronized to the V_{SYNC} signal.

Special dithering mode makes it possible to increase output resolution during fading between two brightness values and by this making the transition look very smooth with virtually no stepping. Transition slope time can be adjusted with EEPROM bits.


Safety features include LED fault detection with open and short detection. LED fault detection will prevent system overheating in case of open in some of the LED strings. Chip internal temperature is constantly monitored and based on this LP8553 can reduce the brightness of the backlight to reduce thermal loading once certain trip point is reached. Threshold is programmable in EEPROM. If chip internal temperature reaches too high, the boost converter and LED outputs are completely turned off until the internal temperature has reached acceptable level. Boost converter is protected against too high load current and over-voltage. LP8553 notifies the system about the fault through I²C register and with FAULT pin.

EEPROM programmable functions include:

- PWM frequencies
- Phase shift PWM mode
- LED constant current
- Boost output frequency
- Temperature thresholds
- Slope for brightness changes
- Dithering options
- PWM output resolution
- Boost control bits

External components R_{ISET} and R_{FSET} can also be used for selecting the output current and PWM frequencies.

Block Diagram





Clock Generation

LP8553 has an internal 5 MHz oscillator which is used for clocking the boost converter, state machine, PWM input duty cycle measurement, internal timings such as slope time for output brightness changes.

An internal clock can be used for generating the PWM output frequency. In this case the 5 MHz clock can be multiplied with the internal PLL to achieve higher resolution. The higher the clock frequency for PWM generation block, the higher the resolution but the tradeoff is higher I_Q of the part. Clock multiplication is set with <PWM_RESOLUTION[1:0]> EEPROM Bits.

The PLL can also be used for generating the required PWM generation clock from the V_{SYNC} signal. This makes sure that the LED output PWM is always synchronized to the V_{SYNC} signal and there is no clock variation between LCD display video update and the LED backlight output frequency. Also H_{SYNC} signal up to 55 kHz can be used.

PLL has internal counter which has 13-bit control <PLL[12:0]> to achieve correct output clock frequency based on the V_{SYNC} frequency.

For the PLL it can take couple of seconds to synchronize to 60 Hz V_{SYNC} signal in startup and before this correct PWM clock frequency is generated from internal oscillator. FILTER pin component selection affects the time it takes from the PLL to lock to V_{SYNC} signal.

Special logic is implemented for allowing steady clock frequency even if there are missing V_{SYNC} pulses. In case pulses are randomly left out, the LP8553 can generate the pulses internally while keeping the same PWM output frequency. When V_{SYNC} pulses are available again, the internal logic will automatically switch to the external V_{SYNC} clock without glitch.




Figure 15. Principle of the Clock Generation

Brightness Control Methods

LP8553 controls the brightness of the backlight with PWM. PWM control is received either from PWM input pin or from I²C register bits. The PWM source selection is done with <BRT_MODE[1:0]> bits as follows:

| BRT_MODE[1] | BRT_MODE[0] | PWM source |
|-------------|-------------|--|
| 0 | 0 | PWM input pin duty cycle control. Default. |
| 0 | 1 | PWM input pin duty cycle control. |
| 1 | 0 | Brightness register |
| 1 | 1 | PWM direct control (PWM in = PWM out) |

PWM Input Duty Cycle

With PWM input pin duty-cycle control the output PWM is controlled by PWM input duty cycle. PWM detector block measures the duty cycle in the PWM pin and uses this 13-bit value to generate the output PWM. Output PWM can have different frequency than input in this mode and also phase shift PWM mode can be used. Slope and dither are effective in this mode. PWM input resolution is defined by the input PWM clock frequency.



Brightness Register Control

With brightness register control the output PWM is controlled with 8-bit resolution <BRT7:0> register bits. Phase shift scheme can be used with this and the output PWM frequency can be freely selected. Slope and dither are effective in this mode.

PWM Direct Control

With PWM direct control the output PWM will directly follow the input PWM. Due to the internal logic structure the input is anyway clocked with the 5 MHz clock or the PLL clock. PSPWM mode is not possible in this mode. Slope and dither are not effective in this mode.

PWM Calculation Data Flow

Below is flow chart of the PWM calculation data flow. In PWM direct control mode most of the blocks are bypassed and this flow chart does not apply.




Figure 16. PWM Calculation Data Flow

PWM Detector

The PWM detector block measures the duty cycle of the input PWM signal. Resolution depends on the input signal frequency. Hysteresis selection sets the minimum allowable change to the input. If smaller change is detected, it is ignored. With hysteresis the constant changing between two brightness values is avoided if there is small jitter in the input signal.

Brightness Control

Brightness control block gets 13-bit value from the PWM detector, 12-bit value from the temperature sensor and also 8-bit value from the brightness register. <BRT_MODE[1:0]> selects whether to use PWM input duty cycle value or the brightness register value as described earlier. Based on the temperature sensor value the duty cycle is reduced if the temperature has reached the temperature limit set to the <TEMP_LIM[1:0]> EEPROM bits.

Resolution Selector

Resolution selector takes the necessary MSB bits from the input data to match the output resolution. For example if 11-bit resolution is used for output, then 11 MSB bits are selected from the input. Dither bits are not taken into account for the output resolution. This is to make sure that in steady state condition, there is no dithering used for the output.

Sloper

Sloper makes the smooth transition from one brightness value to another. Slope time can be adjusted from 0 to 500 ms with <SLOPE[3:0]> EEPROM bits. The sloper output is 16-bit value.

PWM & Current Control

Automatic PWM & current control improves the optical efficiency of the LEDs by using PWM control with small brightness values and current control with bigger values. <EN_PWM_&_I_CTRL > EEPROM bit selects whether the PWM & current control is used instead of PWM control or not. PWM to current dimming switch point can be set to 25% or 50% of the brightness range with <MODE_25/50_SEL> EEPROM bit. Current slope can be adjusted by using the <I_SLOPE[1:0]> EEPROM bits.



(1)

(2)

Dither

With dithering the output resolution can be "artificially" increased during sloping from one brightness value to another. This way the brightness change steps are not visible to eye. Dithering can be from 0 to 3 bits, and is selected with <DITHER[1:0]> EEPROM bits.

PWM Comparator

The PWM counter clocks the PWM comparator based on the duty cycle value received from Dither block. Output of the PWM comparator controls directly the LED drivers. If PSPWM mode is used, then the signal to each LED output is delayed certain amount.

Current Setting

Maximum current of the LED outputs is controlled with CURRENT[7:0] EEPROM register bits linearly from 0 to 30 mA. If $\langle EN_I RES \rangle = 1$ the maximum LED output current can be scaled also with external resistor, R_{ISET} . R_{ISET} controls the LED current as follows:

$$I_{LED} = \frac{600 * 1.23V}{R_{ISET}} * \frac{CURRENT [7:0]}{255}$$

• Default value for CURRENT[7:0] = 7Fh (127d).

Therefore the output current can be calculated as follows:

$$\mathsf{R}_{\mathsf{ISET}} = \frac{600 * 1.23}{\mathsf{I}_{\mathsf{LED}}} * \frac{1}{2} = \frac{369}{\mathsf{I}_{\mathsf{LED}}}$$

Note: formula is only approximation for the actual current.

E.g. If 16 k Ω R_{ISET} resistor is used, then the LED maximum current is 23 mA.

PWM Frequency Setting

PWM frequency is selected with PWM_FREQ[4:0] EEPROM register. If PLL clock frequency multiplication is used, it will affect the output PWM frequency as well. <PWM_RESOLUTION[1:0]> EEPROM bits will select the PLL output frequency and hence the PWM frequency and resolution. Below are listed PWM frequencies with <EN_VSYNC]> = 0. PWM resolution setting affects the PLL clock frequency (5 MHz...40 MHz). Highlighted frequencies with boldface can be selected also with external resistor R_{FSET} . To activate R_{FSET} frequency selection the <EN_F_RES> EEPROM bit must be 1.

| PWM_RES[1:0] | 00 | 01 | 10 | 11 | |
|---------------|-------|--------|--------|--------|-------------------|
| PWM_FREQ[4:0] | 5 MHz | 10 MHz | 20 MHz | 40 MHz | Resolution (bits) |
| 11111 | 19232 | - | - | - | 8 |
| 11110 | 16828 | - | - | - | 8 |
| 11101 | 14424 | - | - | - | 8 |
| 11100 | 12020 | - | - | - | 8 |
| 11011 | 9616 | 19232 | - | - | 9 |
| 11010 | 7963 | 15927 | - | - | 9 |
| 11001 | 6386 | 12771 | - | - | 9 |
| 11000 | 4808 | 9616 | 19232 | - | 10 |
| 10111 | 4658 | 9316 | 18631 | - | 10 |
| 10110 | 4508 | 9015 | 18030 | - | 10 |
| 10101 | 4357 | 8715 | 17429 | - | 10 |
| 10100 | 4207 | 8414 | 16828 | - | 10 |
| 10011 | 4057 | 8114 | 16227 | - | 10 |
| 10010 | 3907 | 7813 | 15626 | - | 10 |
| 10001 | 3756 | 7513 | 15025 | - | 10 |
| 10000 | 3606 | 7212 | 14424 | - | 10 |
| 01111 | 3456 | 6912 | 13823 | - | 10 |
| 01110 | 3306 | 6611 | 13222 | - | 10 |

Copyright © 2011–2014, Texas Instruments Incorporated



www.ti.com

| PWM_RES[1:0] | 00 | 01 | 10 | 11 | |
|---------------|-------|--------|--------|--------|-------------------|
| PWM_FREQ[4:0] | 5 MHz | 10 MHz | 20 MHz | 40 MHz | Resolution (bits) |
| 01101 | 3155 | 6311 | 12621 | - | 10 |
| 01100 | 3005 | 6010 | 12020 | - | 10 |
| 01011 | 2855 | 5710 | 11419 | - | 10 |
| 01010 | 2705 | 5409 | 10818 | - | 10 |
| 01001 | 2554 | 5109 | 10217 | - | 10 |
| 01000 | 2404 | 4808 | 9616 | 19232 | 11 |
| 00111 | 2179 | 4357 | 8715 | 17429 | 11 |
| 00110 | 1953 | 3907 | 7813 | 15626 | 11 |
| 00101 | 1728 | 3456 | 6912 | 13823 | 11 |
| 00100 | 1503 | 3005 | 6010 | 12020 | 11 |
| 00011 | 1202 | 2404 | 4808 | 9616 | 12 |
| 00010 | 1052 | 2104 | 4207 | 8414 | 12 |
| 00001 | 826 | 1653 | 3306 | 6611 | 12 |
| 00000 | 601 | 1202 | 2404 | 4808 | 13 |

R_{FSET} resistance values with corresponding PWM frequencies:

| PWM_RES[1 :0] | 00 | | | 01 | 10 | | 10 | | 11 | | |
|------------------|-------------|------------|-----------------|------------|-----------------|------------|-----------------|------------|----|--|--|
| RFSET (kΩ) | 5 MHz Clock | Resolution | 10 MHz Clock | Resolution | 20 MHz Clock | Resolution | 40 MHz Clock | Resolution | | | |
| 1015 | 19232 | 8 | 19232 | 9 | 19232 | 10 | 19232 | 11 | | | |
| 2629 | 16828 | 8 | 15927 | 9 | 16227 | 10 | 17429 | 11 | | | |
| 3641 | 14424 | 8 | 12771 | 9 | 14424 | 10 | 15626 | 11 | | | |
| 5060 | 12020 | 8 | 9616 | 10 | 12020 | 10 | 12020 | 11 | | | |
| 85100 | 9616 | 9 | 8715 | 10 | 9616 | 11 | 9616 | 12 | | | |
| 135150 | 7963 | 9 | 7813 | 10 | 7813 | 11 | 8414 | 12 | | | |
| 200300 | 6386 | 9 | 6311 | 10 | 6010 | 11 | 6811 | 12 | | | |
| 450 | 4808 | 10 | 4808 | 11 | 4808 | 12 | 4808 | 13 | | | |


Phase Shift PWM Scheme

Phase shift PWM scheme allows delaying the time when each LED output is active. When the LED output are not activated simultaneously, the peak load current from the boost output is greatly decreased. This reduces the ripple seen on the boost output and allows smaller output capacitors. Reduced ripple also reduces the output ceramic capacitor audible ringing. PSPWM scheme also increases the load frequency seen on boost output by x4 and therefore transfers the possible audible noise to so high frequency that human ear cannot hear it.

Description of the PSPWM mode is seen on the following diagram. PSPWM mode is enabled by setting <EN_PSPWM> EEPROM bit to 1. Shift time is the delay between outputs and it is defined as 1 / ($f_{PWM} \times 4$). If the <EN_PSPWM> bit is 0, then the delay is 0 and all outputs are active simultaneously.



SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014



Slope and Dithering

During transition between two brightness (PWM) values special dithering scheme is used if the slope is enabled. It allows increased resolution and smaller average steps size. Dithering is not used in steady state condition. Slope time can be programmed with EEPROM bits <SLOPE[3:0]> from 0 to 500 ms. Same slope time is used for sloping up and down. Advanced slope makes brightness changes smooth for the eye. Dithering can be programmed with EEPROM bits <DITHER[1:0]> from 0 to 3 bits. Example below is for 1-bit dithering, e.g., for 3-bit dithering, every 8th pulse is made 1 LSB longer to increase the average value by 1/8 of LSB.





Figure 18. Sloper Operation





Driver Headroom Control


Driver headroom can be controlled with $\langle DRV_HEADR[2:0] \rangle$ EEPROM bits. Driver headroom control sets the minimum threshold for the voltage over the LED output which has the smallest driver headroom and controls the boost output voltage accordingly. Boost output voltage step size is 125 mV. The LED output which has the smallest forward voltage is the one which has highest V_F across the LEDs. The strings with highest forward voltage is detected automatically. To achieve best possible efficiency smallest possible headroom voltage should be selected. If there is high variation between LED strings, the headroom can be raised slightly to prevent any visual artifacts.

EEPROM

EEPROM memory stores various parameters for chip control. The 64-bit EEPROM memory is organized as 8 x 8 bits. The EEPROM structure consists of a register front-end and the non-volatile memory (NVM). Register data can be read and written through the serial interface, and data will be effective immediately. To read and program NVM, separate commands need to be sent. Erase and program voltages are generated on-chip charge pump, no other voltages than normal input voltage are required. A complete EEPROM memory map is shown in the chapter LP8553 Table 3.

NOTE

EEPROM NVM can be programmed or read by customer for bench validation. Programming for production devices should be done in TI production test, where appropriate checks will be performed to confirm EEPROM validity. Writing to EEPROM Control register of production devices (for burning or reading EEPROM) is not recommended. If special EEPROM configuration is required, please contact the TI Sales Office for availability.



Boost Converter


Operation

The LP8553 boost DC/DC converter generates a 10...40V supply voltage for the LEDs from 2.7...22V input voltage. The output voltage can be controlled either with EEPROM register bits <VBOOST[4:0]> or automatic adaptive voltage control can be used. The converter is a magnetic switching PWM mode DC/DC converter with a current limit. The topology of the magnetic boost converter is called CPM (current programmed mode) control, where the inductor current is measured and controlled with the feedback. Switching frequency is selectable between 156 kHz and 1.25 MHz with EEPROM bit <BOOST_FREQ[1:0]>. When <EN_BOOST> EEPROM register bit is set to 1, then boost will activate automatically when backlight is enabled.

In adaptive mode the boost output voltage is adjusted automatically based on LED driver headroom voltage. Boost output voltage control step size is in this case 125 mV to ensure as small as possible driver headroom and high efficiency. Enabling the adaptive mode is done with <EN_ADAPT> EEPROM bit. If boost is started with adaptive mode enabled, then the initial boost output voltage value is defined with the <VBOOST[4:0]> EEPROM register bits in order to eliminate long output voltage iteration time when boost is started for the first time. The following figure shows the boost topology with the protection circuitry:



SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014



Protection

Three different protection schemes are implemented:

- 1. Over-voltage protection, limits the maximum output voltage.
 - Over-voltage protection limit changes dynamically based on output voltage setting.
 - Keeps the output below breakdown voltage.
 - Prevents boost operation if battery voltage is much higher than desired output.
- 2. Over-current protection, limits the maximum inductor current.
- 3. Duty cycle limiting.

Manual Output Voltage Control

User can control the boost output voltage with <VBOOST[4:0]> EEPROM register bits when adaptive mode is disabled.

| VBOOST | [4:0] | Voltage (typical) |
|--------|-------|-------------------|
| Bin | Dec | Volts |
| 00000 | 0 | 10 |
| 00001 | 1 | 11 |
| 00010 | 2 | 12 |
| 00011 | 3 | 13 |
| 00100 | 4 | 14 |
| | | |
| 11101 | 29 | 39 |
| 11110 | 30 | 40 |
| 11111 | 31 | 40 |

Adaptive Boost Control

Adaptive boost control function adjusts the boost output voltage to the minimum sufficient voltage for proper LED driver operation. The output with highest V_F LED string is detected and boost output voltage adjusted accordingly. Driver headroom can be adjusted with <DRIVER_HEADR[2:0]> EEPROM bits from ~300 mV to 1200 mV. Boost adaptive control voltage step size is 125 mV. Boost adaptive control operates similarly with and without PSPWM.



www.ti.com




Figure 20. Boost Adaptive Control Principle with PSPWM

Fault Detection

LP8553 has fault detection for LED fault, low-battery voltage, over-current and thermal shutdown. The open drain output pin (FAULT) can be used to indicate occurred fault. The cause for the fault can be read from status register. Reading the fault register will also reset the fault. Setting the EN pin low will also reset the faults, even if an external 5V line is used to power VLDO pin.

LED Fault Detection

With LED fault detection, the voltages across the LED drivers are constantly monitored. Shorted or open LED string is detected.

If LED fault is detected:

- The corresponding LED string is taken out of boost adaptive control loop;
- Fault bits are set in the fault register to identify whether the fault has been open/short and how many strings are faulty; and
- Fault open-drain pin is pulled down.

LED fault sensitivity can be adjusted with <LED_FAULT_THR> EEPROM bit which sets the allowable variation between LED output voltage to 3.3V or 5.3V. Depending on application and how much variation there can be in normal operation between LED string forward voltages this setting can be adjusted.

Fault is cleared by setting EN pin low or by reading the fault register.

By default the LED fault detection is active only in automatic PWM & current dimming mode. If LED fault detection is needed in PWM dimming mode, please contact TI representative for guidance.

Under-Voltage Detection

LP8553 has detection for too-low VIN voltage. Threshold level for the voltage is set with EEPROM register bits as seen in the following table:

| UVLO[1:0] | Threshold (V) |
|-----------|---------------|
| 00 | OFF |
| 01 | 2.7V |
| 10 | 5.4V |
| 11 | 8.1V |

When under voltage is detected the LED outputs and boost will shutdown, FAULT pin is pulled down and corresponding fault bit is set in fault register. LEDs and boost will start again when the voltage has increased above the threshold level. Hysteresis is implemented to threshold level to avoid continuous triggering of fault when threshold is reached.

Fault is cleared by setting EN pin low or by reading the fault register.



Over-Current Protection

LP8553 has detection for too-high loading on the boost converter. When over-current fault is detected, the LP8553 will shut down.

Fault is cleared by setting EN pin low or by reading the fault register.

Device Thermal Regulation

LP8553 has an internal temperature sensor which can be used to measure the junction temperature of the device and protect the device from overheating. During thermal regulation, LED PWM is reduced by 2% of full scale per °C whenever the temperature threshold is reached. Temperature regulation is enabled automatically when chip is enabled. 11-bit temperature value can be read from Temp MSB and Temp LSB registers, MSB should be read first. Temperature limit can be programmed in EEPROM as shown in the following table.

Thermal regulation function does not generate fault signal.

| TEMP_LIM[1:0] | Over-Temp Limit (°C) |
|---------------|----------------------|
| 00 | OFF |
| 01 | 110 |
| 10 | 120 |
| 11 | 130 |

Thermal Shutdown

If the LP8553 reaches thermal shutdown temperature (150°C) the LED outputs and boost will shut down to protect it from damage. Also the fault pin will be pulled down to indicate the fault state. Device will activate again when temperature drops below 130°C degrees.

Fault is cleared by setting EN pin low or by reading the fault register.

I²C-Compatible Serial Bus Interface

Interface Bus Overview

The I²C-compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCLK). These lines should be connected to a positive supply, via a pull-up resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the SCLK. The LP8553 is always a slave device.

Data Transactions

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock SCLK. Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCLK and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCLK state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.






Figure 21. Bit Transfer

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.




Figure 22. Start and Stop

The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCLK) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCLK is high indicates a Stop Condition.




Figure 23. Start and Stop Conditions

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.



The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

"Acknowledge After Every Byte" Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the "acknowledge after every byte" rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This "negative acknowledge" still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

Addressing Transfer Formats

Each device on the bus has a unique slave address. The LP8553 operates as a slave device with 7-bit address combined with data direction bit. Slave address is 2Ch as 7-bit or 58h for write and 59h for read in 8-bit format.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device should send an acknowledge signal on the SDA line, once it recognizes its address.

The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address — the eighth bit.

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.

| MSE | } | | | | | | LSB | |
|-------------|---|--------------|--------------|--------------|--------------|--------------|-------------|--|
| ADR Bit7 | 6 ADR5 bit6 | ADR4 bit5 | ADR3 bit4 | ADR2 bit3 | ADR1 bit2 | ADR0 bit1 | R/W bit0 | |
| х | x | х | х | х | х | х | | |
| - | I ² C SLAVE address (chip address) | | | | | | | |

Figure 24. I²C Chip Address

Control Register Write Cycle

- Master device generates start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master will send further data bytes the control register address will be incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.

Control Register Read Cycle

- Master device generates a start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master device generates repeated start condition.

LP8553

SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014




- Master sends the slave address (7 bits) and the data direction bit (r/w = 1).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address will be incremented by one. Slave
 device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

Table 1. Data Read and Write Cycles

| | Address Mode |
|------------|--|
| Data Read | <start condition=""> <slave address=""><r w="0">[Ack] <register addr.="">[Ack] <repeated condition="" start=""> <slave address=""><r w="1">[Ack] [Register Data]<ack nack="" or=""> additional reads from subsequent register address possible <stop condition=""></stop></ack></r></slave></repeated></register></r></slave></start> |
| Data Write | <start condition=""> <slave address=""><r w="0">[Ack] <register addr.="">[Ack] <register data="">[Ack] additional writes to subsequent register address possible <stop condition=""></stop></register></register></r></slave></start> |

<>Data from master [] Data from slave

Register Read and Write Detail





Recommended External Components

Inductor Selection

There are two main considerations when choosing an inductor; the inductor should not saturate, and the inductor current ripple should be small enough to achieve the desired output voltage ripple. Different saturation current rating specifications are followed by different manufacturers so attention must be given to details. Saturation current ratings are typically specified at 25°C. However, ratings at the maximum ambient temperature of application should be requested from the manufacturer. Shielded inductors radiate less noise and should be preferred.

The saturation current should be greater than the sum of the maximum load current and the worst case average to peak inductor current.

The equation below shows the worst case conditions.

$$I_{SAT} > \frac{I_{OUTMAX}}{D'} + I_{RIPPLE}$$
Where $I_{RIPPLE} = \frac{(V_{OUT} - V_{IN})}{(2 \times L \times f)} \times \frac{V_{IN}}{V_{OUT}}$
Where $D = \frac{(V_{OUT} - V_{IN})}{(V_{OUT})}$ and $D' = (1 - D)$

- I_{RIPPLE}: Average to peak inductor current
- I_{OUTMAX}: Maximum load current
- V_{IN}: Maximum input voltage in application
- L: Min inductor value including worst case tolerances
- f: Minimum switching frequency
- D: Duty cycle for CCM Operation
- V_{OUT}: Output voltage

Example using above equations:

- V_{IN} = 12V
- V_{OUT} = 38V
- I_{OUT} = 400 mA
- L = 15 μH 20% = 12 μH
- f = 1.25 MHz
- I_{SAT} = 1.6A

As a result the inductor should be selected according to the I_{SAT} . A more conservative and recommended approach is to choose an inductor that has a saturation current rating greater than the maximum current limit of 2.5A. A 15 µH inductor with a saturation current rating of 2.5A is recommended for most applications. The inductor's resistance should be less than 300 m Ω for good efficiency. For high efficiency choose an inductor with high frequency core material such as ferrite to reduce core losses. To minimize radiated noise, use shielded core inductor. Inductor should be placed as close to the SW pin and the IC as possible. Special care should be used when designing the PCB layout to minimize radiated noise and to get good performance from the boost converter. For more information on the PCB layout recommendations, please refer to LP8553 PCB layout guide.

Output Capacitor

A ceramic capacitor with 50V voltage rating or higher is recommended for the output capacitor. The DC-bias effect can reduce the effective capacitance by up to 80%, which needs to be considered in capacitance value selection. For light loads a 4.7 μ F capacitor is sufficient. Effectively the capacitance should be 4 μ F for < 150 mA loads. For maximum output voltage/current 10 μ F capacitor (or two 4.7 μ F capacitors) is recommended to minimize the output ripple.

LDO Capacitor

A 1µF ceramic capacitor with 10V voltage rating is recommended for the LDO capacitor.



www.ti.com

Output Diode

A Schottky diode should be used for the output diode. Peak repetitive current should be greater than inductor peak current (2.5A) to ensure reliable operation. Average current rating should be greater than the maximum output current. Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown voltage of the Schottky diode significantly larger (~60V) than the output voltage. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.

Resistors for Setting the LED Current and PWM Frequency

See Table 3 on how to select values for these resistors

Filter Component Values

Optimal components for 60 Hz V_{SYNC} frequency and 4 Hz cut-off frequency of the low-pass filter are shown in the Typical Application diagrams and in the figure below. If 2 Hz cut-off frequency i.e. slower response time is desired, filter components are: $C_1 = 1 \ \mu$ F, $C_2 = 10 \ \mu$ F and $R = 47 \ k\Omega$. If different V_{SYNC} frequency or response time is desired, please contact TI representative for guidance.




Table 2. Register Map

| ADDR | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | DEFAULT | |
|------|-----------------------|--------------|-----------|----------------|---------------|----------------------|----------|---------|---------|-----------|--|
| 00H | Brightness Control | | BRT[7:0] | | | | | | | | |
| 01H | Device Control | | | | | BRT_MODE[1:0] BL_CTL | | | BL_CTL | 0000 0000 | |
| 02H | Fault | OPEN | SHORT | 2_CHANN ELS | 1_CHANN EL | BL_FAULT | OCP | TSD | UVLO | 0000 0000 | |
| 03H | ID | PANEL | | MF | G[3:0] | | REV[2:0] | | | 1111 1100 | |
| 04H | Direct Control | | | | | | OUT | [4:1] | | 0000 0000 | |
| 05H | Temp MSB | | | | TEM | IP[10:3] | | | | 0000 0000 | |
| 06H | Temp LSB | | TEMP[2:0] | | | | | | | 0000 0000 | |
| 72H | EEPROM_con trol | EE_READ Y | | | | | EE_INIT | EE_PROG | EE_READ | 0000 0000 | |

Table 3. EEPROM Memory Map

| [| 1 | 1 | | | | | | | | |
|------|---------------|-----------------|------------------------------|-------------------------|---------------------|---------------|-----------------------------|----------------|----------------|--|
| ADDR | REGISTER | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | |
| A0H | eeprom addr 0 | | | | CURR | ENT[7:0] | | | | |
| A1H | eeprom addr 1 | BOOST_FREQ[1:0] | | EN_PWM _&_I_CTR L | TEMP_LIM[1:0] | | SLOPE[2:0] | | | |
| A2H | eeprom addr 2 | ADAPTIVI | E_SPEED[1:0] | ADV_SLO PE | MODE_25/ 50%_SEL | EN_ADAPT | EN_BOOS BOOST_IM I_ T AX | | I_SLOPE[1] | |
| A3H | eeprom addr 3 | UV | LO[1:0] | EN_PSP WM | | PWM_FREQ[4:0] | | | | |
| A4H | eeprom addr 4 | PWM_RE | SOLUTION[1: 0] | EN_I_RE S | LED_FAUL T_THR | I_SLOPE[0] | DR | DRV_HEADR[2:0] | | |
| A5H | eeprom addr 5 | EN_VSY NC | DITHEF | R[1:0] | VBOOST[4:0] | | | | | |
| A6H | eeprom addr 6 | | | PLL[12:5] | | | | | | |
| A7H | eeprom addr 7 | | PLL[4:0] EN_F_RES HYSTERESIS | | | | ESIS[1:0] | | | |



www.ti.com

Register Bit Explanations

Brightness Control

Address 00h

Reset value 0000 0000b

| Brightness Cont | Brightness Control register | | | | | | | |
|-----------------|-----------------------------|-----|-------------------------------------|--|--|--|--|--|
| 7 | 6 | 5 | 5 4 3 2 1 0 | | | | | |
| | BRT[7:0] | | | | | | | |
| Name | Name Bit Access Description | | | | | | | |
| BRT | 7:0 | R/W | Backlight PWM 8-bit linear control. | | | | | |

Device Control

Address 01h

Reset value 0000 0000b

Device Control register

| Device Control reç | giatei | 1 | | 1 | | | |
|--------------------|--------|--------|-----------------|-------------------|--|----------|--------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | | | | | BRT_M | ODE[1:0] | BL_CTL |
| Name | Bit | Access | Description | | | | |
| BRT_MODE | 2:1 | R/W | PWM source me | ode | | | |
| | | | 00b = PWM inp | ut pin duty cycle | e control (default) | | |
| | | | 01b = PWM inp | ut pin duty cycle | e control | | |
| | | | 10b = Brightnes | s register | | | |
| | | | 11b = Direct PV | VM control from | PWM input pin | | |
| BL_CTL | 0 | R/W | Enable backligh | t | | | |
| | | | | | turned off if BRT_I is defined with the | | |
| | | | | | turned on if BRT_N is defined with the | | |

Fault

Address 02h

Reset value 0000 0000b

| Fault register | | | | | | | |
|----------------|-------|------------|---|--|------------------|--------------------|--------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| OPEN | SHORT | 2_CHANNELS | 1_CHANNEL | BL_FAULT | OCP | TSD | UVLO |
| Name | Bit | Access | Description | | | • | |
| OPEN | 7 | R | LED open fault dete | ction | | | |
| | | | 0 = No fault | | | | |
| | | | 1 = LED open fault of the register 02h or s | detected. Fault pin is etting EN pin low. | s pulled to GND | . Fault is cleared | d by reading |
| SHORT | 6 | R | LED short fault dete | ction | | | |
| | | | 0 = No fault | | | | |
| | | | 1 = LED short fault of the register 02h or s | detected. Fault pin is etting EN pin low. | s pulled to GND. | . Fault is cleared | by reading |

| | Texas |
|---|-------------|
| Y | INSTRUMENTS |

www.ti.com

| Fault register | | | |
|----------------|-----|--------------|--|
| 2_CHANNELS | 5 | R | LED fault detection |
| | | 0 = No fault | |
| | | | 1 = 2 or more channels have generated either short or open fault. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. |
| 1_CHANNEL | 4 | R | LED fault detection |
| | | | 0 = No fault |
| | | | 1 = 1 channel has generated either short or open fault. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. |
| BL_FAULT | 3 | R | LED fault detection |
| | | | 0 = No fault |
| | | | 1 = LED fault detected. Generated with OR function of all LED faults. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. |
| OCP | 2 | R | Over current protection |
| | | | 0 = No fault |
| | | | 1 = Over current detected in boost output. OCP detection block monitors the boost output and if the boost output has been too low for more than 50 ms it will generate OCP fault and disable the boost. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. After clearing the fault boost will startup again. |
| TSD | 1 | R | Thermal shutdown |
| | | | 0 = No fault |
| | | | 1 = Thermal fault generated, 150°C reached. Boost converted and LED outputs will be disabled until the temperature has dropped down to 130°C. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. |
| UVLO | 0 R | | Under voltage detection |
| | | | 0 = No fault |
| | | | 1 = Under voltage detected in VIN pin. Boost converted and LED outputs will be disabled until V _{IN} voltage is above the threshold voltage. Threshold voltage is set with EEPROM bits from 3V9V. Fault pin is pulled to GND. Fault is cleared by reading the register 02h or setting EN pin low. |

Identification

Address 03h

Reset value 1111 1100b

Identification register

| Identification | register | | | | | | |
|----------------|-------------------|--------|-------------------|------|---|---|---|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PANEL | MFG[3:0] REV[2:0] | | | | | | |
| Name | Bit | Access | Description | | | | |
| PANEL | 7 | R | Panel ID code | | | | |
| MFG | 6:3 | R | Manufacturer ID o | code | | | |
| REV | 2:0 | R | Revision ID code | | | | |

Direct Control

Address 04h

Reset value 0000 0000b

Direct Control register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|------|-----|--------|-------------|---|-----|-------|---|--|
| | | | | | OUT | [4:1] | | |
| Name | Bit | Access | Description | | | | | |



SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

| Direct Control register | | | | | |
|-------------------------|-----|-----|---|--|--|
| OUT | 5:0 | R/W | Direct control of the LED outputs | | |
| | | | 0 = Normal operation. LED output are controlled with PWM. | | |
| | | | 1 = LED output is forced to 100% PWM. | | |

Temp MSB

Address 05h

Reset value 0000 0000b

| Temp MSB re | gister | | | | | | |
|-------------|------------|--------|-------------|--|--|-----------------|---------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TEMP[10:3] | | | | | | |
| Name | Bit | Access | Description | | | | |
| TEMP | 7:0 | R | | emperature sensor of MSB register lat | reading first 8 MSB. ches the data. | MSB must be rea | d before LSB, |

Temp LSB

Address 06h

Reset value 0000 0000b

| Temp LSB re | gister | | | | | | |
|-------------|-----------|--------|-------------|--|---|----------------|-----------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | TEMP[2:0] | | | | | | |
| Name | Bit | Access | Description | | | | |
| TEMP | 7:5 | R | | emperature sensor roof MSB register late | | MSB must be re | ead before LSB, |

EEPROM Control

Address 72h

Reset value 0000 0000b

| EEPROM Control | register | | | | | | |
|----------------|----------|--------|---|-------------------------------------|--|--|---------------|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EE_READY | | | | | EE_INIT | EE_PROG | EE_READ |
| Name | Bit | Access | Description | | | | |
| EE_READY | 7 | R | EEPROM re | ady | | | |
| | | | 0 = EEPRO | A programming o | r read in progress | | |
| | | | 1 = EEPRO | /I ready, not busy | / | | |
| EE_INIT | 2 | R/W | EEPROM initialization bit. This bit must be written 1 before EEPROM read or programming. | | | | V read or |
| EE_PROG | 1 | R/W | EEPROM pr | ogramming. | | | |
| | | | 0 = Normal o | operation | | | |
| | | | EEPROM pr registers to r | ogramming can b non volatile mem | be started. Program | EE_INIT must be w is data currently in t mming sequence tak e chip. | he EEPROM |
| EE_READ | 0 | R/W | EEPROM re | ad | | | |
| | | | 0 = Normal o | operation | | | |
| | | | | | I to the EEPROM r gisters are changed | egisters. Can be us I during testing. | ed to restore |



www.ti.com

Programming sequence (program data permanently from registers to NVM):

- 1. Turn on the chip by writing BL_CTL bit to 1 and BRT_MODE[1:0] to 10b (05h to address 01h)
- 2. Write data to EEPROM registers (address A0h...A7h).
- 3. Write EE_INIT to 1 in address 72h. (04h to address 72h).
- 4. Write EE_PROG to 1 and EE_INIT to 0 in address 72h. (02h to address 72h).
- 5. Wait 200 ms.
- 6. Write EE_PROG to 0 in address 72h. (00h to address 72h).

Read sequence (load data from NVM to registers):

- 1. Turn on the chip by writing BL_CTL bit to 1 and BRT_MODE[1:0] to 10b (05h to address 01h).
- 2. Write EE_INIT to 1 in address 72h. (04h to address 72h).
- 3. Write EE_READ to 1 and EE_INIT to 0 in address 72h. (01h to address 72h).
- 4. Wait 200 ms.
- 5. Write EE_READ to 0 in address 72h. (00h to address 72h).

Note: Data written to EEPROM registers is effective immediately even if the EEPROM programming sequence has not been done. When power is turned off, the device will however lose the data if it is not programmed to the NVM. During startup device automatically loads the data from NVM to registers.

NOTE

EEPROM NVM can be programmed or read by customer for bench validation. Programming for production devices should be done in TI production test, where appropriate checks will be performed to confirm EEPROM validity. Writing to EEPROM Control register of production devices (for burning or reading EEPROM) is not recommended. If special EEPROM configuration is required, please contact the TI Sales Office for availability.

EEPROM Bit Explanations

EEPROM Default Values

| ADDR | Default value |
|------|---------------|
| A0h | 0111 1111 |
| A1h | 1111 0101 |
| A2h | 1011 1111 |
| A3h | 0111 1011 |
| A4h | 0010 1000 |
| A5h | 0100 1111 |
| A6h | 0110 0100 |
| A7h | 0010 1101 |



EEPROM Address 0

Address A0h

| PROM ADDRES | SS 0 register | | | | | | | |
|-------------|---------------|--------|---------------------------------------|---------------------------------|--|---|-----------------------------|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| | | | CURR | ENT[7:0] | | | | |
| Name | Bit | Access | | | Description | | | |
| CURRENT | 7:0 | R/W | defined only with resistor connect | n these bits a ed to ISET pi | If EN_I_RES = 0 the r s described below. If E n also scales the LED tput current is then 23 | EN_I_RES = 1, the current. With 16 P | en the external | |
| | | | | EN_I_RES = 0 | | EN_I_ | EN_I_RES = 1 | |
| | | | 0000 0 | 000 | 0 mA | 0 mA | | |
| | | | 0000 0 | 001 | 0.12 mA | (1/255) x 600 |) x 1.23V/R _{ISET} | |
| | | | 0000 0 | 010 | 0.24 mA | (2/255) x 600 x 1.23V/R _{ISET} | | |
| | | | | | | | | |
| | | | 0111 1111 | (default) | 15.00 mA | (127/255) x 60 | 00 x 1.23V/R _{ISE} | |
| | | | | | | | | |
| | | | 1111 1 | 101 | 29.76 mA | (253/255) x 60 | 0 x 1.23V/R _{ISE} | |
| | | | 1111 1 | 110 | 29.88 mA | (254/255) x 60 | 0 x 1.23V/R _{ISE} | |
| | | | 1111 1 | 111 | 30.00 mA | (255/255) x 60 | 0 x 1.23V/R _{ISE} | |

EEPROM Address 1

Address A1h

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----------------|-----|-----------------|---|------------------|-------|---|---|
| BOOST_FREQ[1:0 |] | EN_PWM_&_I_CTRL | TRL TEMP_LIM[1:0] SLOPE[2:0] Description Boost Converter Switch Frequency 00 = 156 kHz 00 = 156 kHz 01 = 312 kHz 10 = 625 kHz 10 = 625 kHz 11 = 1250 kHz 11 = 1250 kHz Enable PWM & current control 0 = PWM control used with constant current 1 = Automatic PWM & current control enabled Thermal deration function temperature threshold 00 = thermal deration function disabled 01 = 110°C 10 = 120°C 10 = 120°C 10 = 120°C 10 = 120°C | | | | |
| Name | Bit | Access | Description | | | | |
| BOOST_FREQ | 7:6 | R/W | Boost Convert | er Switch Frequ | iency | | |
| | | | 00 = 156 kHz | | | | |
| | | | 01 = 312 kHz | | | | |
| | | | 10 = 625 kHz | | | | |
| | | | 11 = 1250 kHz | | | | |
| EN_PWM_&_I_CTRL | 5 | R/W | Enable PWM & | & current contro | l | | |
| | | | 0 = PWM control used with constant current | | | | |
| | | | 1 = Automatic PWM & current control enabled | | | | |
| TEMP_LIM | 4:3 | :3 R/W | Thermal deration function temperature threshold | | | | |
| | | | 00 = thermal deration function disabled | | | | |
| | | | 01 = 110°C | | | | |
| | | | 10 = 120°C | | | | |
| | | | 11 = 130°C | | | | |
| SLOPE | 2:0 | R/W | Slope time for brightness change | | | | |
| | | | 000 = Slope function disabled, immediate brightness change | | | | |
| | | | 001 = 50 ms | | | | |
| | | | 010 = 75 ms | | | | |
| | | | 011 = 100 ms | | | | |
| | | | 100 = 150 ms | | | | |
| | | | 101 = 200 ms | | | | |
| | | | 110 = 300 ms | | | | |
| | | | 111 = 500 ms | | | | |

31

EEPROM Address 2

Address A2h

| EEPROM ADDRESS | 2 register | | | | | | | |
|----------------|------------|-----------|---|----------------------------------|---|---|-------------------|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| ADAPTIVE_SPEE | D[1:0] | ADV_SLOPE | MODE_25/50_S EL | EN_ADAPT | EN_BOOST | BOOST_IMAX | I_SLOPE[1] | |
| Name | Bit | Access | Description | | | | | |
| ADAPTIVE | 7 | R/W | Boost converter a | daptive control | speed adjustmen | t | | |
| SPEED[1] | | | 0 = Normal mode | | | | | |
| | | | 1 = Adaptive mod light loads during | | | ating this helps the v | oltage droop with | |
| ADAPTIVE | 6 | R/W | Boost converter a | daptive control | speed adjustmen | t | | |
| SPEED[0] | | | 0 = Adjust boost o | once for each pl | nase shift cycle o | r normal PWM cycle | | |
| | | | 1 = Adjust boost e | every 16th phase | e shift cycle or no | ormal PWM cycle | | |
| ADV_SLOPE | 5 | R/W | Advanced slope | | | | | |
| | | | 0 = Advanced slo | pe is disabled | | | | |
| | | | 1 = Use advanced eye | d slope for brigh | tness change to | make brightness cha | inges smooth for | |
| MODE_25/50_SEL | 4 | R/W | 25% or 50% mod | e selection for F | WM & current co | ontrol | | |
| | | | 0 = 50% mode se | lected | | | | |
| | | | 1 = 25% mode se | lected | | | | |
| EN_ADAPT | 3 | R/W | Enable boost con | verter adaptive | mode | | | |
| | | | 0 = adaptive mod EEPROM register | , | st converter output | ut voltage is set with | VBOOST | |
| | | | EEPROM register | bits, and after set LED string V | startup voltage is _F . LED driver out | up voltage is set with reached the boost of put headroom is set | onverter will | |
| EN_BOOST | 2 | R/W | Enable boost con | verter | | | | |
| | | | 0 = boost is disab | led | | | | |
| | | | 1 = boost is enab | led and will turn | on automatically | when backlight is er | nabled | |
| BOOST_IMAX | 1 | R/W | Boost converter in | nductor maximu | m current | | | |
| | | | 0 = 1.4A | | | | | |
| | | | 1 = 2.5A (recomm | nended) | | | | |
| I_SLOPE[1] | 0 | R/W | Current slope I_SLOPE[1:0] trim bits adjust the constant current level of the PWM control range in the PWM & current control mode | | | | | |
| | | | I_SLOPE[1:0] | 25% MODE | | 50% MODE | | |
| | | | 00 | -2.5% | | -1.25% | | |
| | | | 01 | -5.0% | | -2.50% | | |
| | | | 10 | -7.5% | | -3.75% | | |
| | | | 11 | -10.0% | | -5.00% | | |

EEPROM Address 3

Address A3h

| EEPROM ADDRESS 3 register | | | | | | | | |
|---------------------------|-----|----------|-------------|---|--------------|---|---|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| UVLO[1:0] | | EN_PSPWM | | P | WM_FREQ[4:0] | | | |
| Name | Bit | Access | Description | | | | | |

www.ti.com



www.ti.com

| EEPROM ADDRESS 3 | register | | | | | | |
|-------------------------|----------|-----|--|--|--|--|--|
| UVLO | 7:6 | R/W | 00 = Disabled | | | | |
| | | | 01 = 2.7V | | | | |
| | | | 10 = 5.4V | | | | |
| | | | 11 = 8.1V | | | | |
| EN_PSPWM | 5 | R/W | Enable phase shift PWM scheme | | | | |
| | | | 0 = phase shift PWM disabled, normal PWM mode used | | | | |
| | | | 1 = phase shift PWM enabled | | | | |
| PWM_FREQ | 4:0 | R/W | PWM output frequency setting. See table in PWM Frequency Setting for full description of selectable PWM frequencies. | | | | |

EEPROM Address 4

Address A4h

Г

| EEPROM ADDRE | SS 4 register | | | | | | | | | | |
|-------------------|---------------|----------|--|--|---------------------------|--------------------------------|---------------------|--|--|--|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PWM_RESOL | UTION[1:0] | EN_I_RES | LED_FAULT_THR | I_SLOPE[0] | | DRV_HEADR[2: | 0] | | | | |
| Name | Bit | Access | Description | | | | | | | | |
| PWM RESOLUTION | 7:6 | R/W | | PWM output resolution selection. Actual resolution depends also on the output frequency. See PWM Frequency Setting for full description. | | | | | | | |
| | | | 00 = 810 bits (19.2 | kHz4.8 kHz) | | | | | | | |
| | | | 01 = 911 bits (19.2 | kHz 4.8 kHz) | | | | | | | |
| | | | 10 = 1012 bits (19.2 | 2 kHz4.8 kHz) | | | | | | | |
| | | | 11 = 1113 bits (19.2 | 2 kHz4.8 kHz) | | | | | | | |
| EN_I_RES | 5 | R/W | Enable LED current s | et resistor | | | | | | | |
| | | | 0 = Resistor is disable | ed and current is se | et only with Cl | | /I register bits | | | | |
| | | | 1 = Enable LED curre CURRENT EEPROM | | D current is de | fined by the R _{ISET} | resistor and the | | | | |
| LED_FAULT_T HR | 4 | R/W | LED fault detector throm W. | esholds. V _{SAT} is th | e saturation v | oltage of the driver | , typically 200 | | | | |
| | | | 0 = 3.3V | | | | | | | | |
| | | | 1 = 5.3V | | | | | | | | |
| I_SLOPE[0] | 3 | R/W | Current slope I_SLOF range in the PWM & o Address 2 table. | | | | | | | | |
| DRV_HEADR | 2:0 | R/W | LED output driver hea 200 mV. | adroom control. V _S , | $_{\rm AT}$ is the satura | ation voltage of the | e driver, typically | | | | |
| | | | 000 = V _{SAT} + 125 mV | | | | | | | | |
| | | | 001 = V _{SAT} + 250 mV | | | | | | | | |
| | | | 010 = V _{SAT} + 375 mV | | | | | | | | |
| | | | 011 = V _{SAT} + 500 mV | | | | | | | | |
| | | | 100 = V _{SAT} + 625 mV | | | | | | | | |
| | | | 101 = V _{SAT} + 750 mV | | | | | | | | |
| | | | 110 = V _{SAT} + 875 mV | | | | | | | | |
| | | | 111 = V _{SAT} + 1000 m | V | | | | | | | |

EEPROM Address 5

Address A5h

EEPROM ADDRESS 5 register

| EEPROM ADDRESS 5 register | | | | | | | | |
|---------------------------|-------------|---|---|---|-------------|---|---|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
| EN_VSYNC | DITHER[1:0] | | | • | VBOOST[4:0] |] | · | |

٦

www.ti.com

STRUMENTS

Texas

| EEPROM ADDRES | S 5 register | | |
|---------------|--------------|--------|--|
| Name | Bit | Access | Description |
| EN_VSYNC | 7 | R/W | Enable V _{SYNC} function |
| | | | $0 = V_{SYNC}$ input disabled |
| | | | 1 = V_{SYNC} input enabled. V_{SYNC} signal is used by the internal PLL to generate PWM output and boost frequency. |
| DITHER | 6:5 | R/W | Dither function controls |
| | | | 00 = Dither function disabled |
| | | | 01 = 1-bit dither used for output PWM transitions |
| | | | 10 = 2-bit dither used for output PWM transitions |
| | | | 11 = 3-bit dither used for output PWM transitions |
| VBOOST | 4:0 | R/W | Boost voltage control from 10V to 40V with 1V step. If adaptive boost control is enabled, this sets the initial start voltage for the boost converter. If adaptive mode is disabled, this will directly set the output voltage of the boost converter. |
| | | | 0 0000 = 10V |
| | | | 0 0001 = 11V |
| | | | 0 0010 = 12V |
| | | | |
| | | | 1 1101 = 39V |
| | | | 1 1110 = 40V |
| | | | 1 1111 = 40V |

EEPROM Address 6

Address A6h

EEPROM ADDRESS 6 register

| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
|------|-----------|--------|---|---|---|---|---|--|--|--|
| | PLL[12:5] | | | | | | | | | |
| Name | Bit | Access | Description | | | | | | | |
| PLL | 7:0 | R/W | 13-bit counter value for PLL, 8 MSB bits. PLL[12:0] bits are used when en_vsync = 1. See table below for PLL value calculation. | | | | | | | |

EEPROM Address 7

Address A7h

EEPROM ADDRESS 7 register

| | -00 / registe | 1 | | | | | | | |
|------------|---------------|----------|---|---|---|---|-------------|--|--|
| 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| | | PLL[4:0] | | | EN_F_RES HYSTERESIS[1:0] | | | | |
| Name | Bit | Access | Description | Description | | | | | |
| PLL | 7:3 | R/W | | 13-bit counter value for PLL, 5 LSB bits. PLL[12:0] bits are used when en_vsync = 1. See table below for PLL value calculation. | | | | | |
| EN_F_RES | 2 | R/W | Enable PWM out | put frequency se | t resistor | | | | |
| | | | 0 = Resistor is disabled and PWM output frequency is set with PWM_FREQ EEPROM register bits | | | | | | |
| | | | 1 = PWM frequency set resistor is enabled. R_{FSET} defines the output PWM frequency. See table in PWM Frequency Setting for full description of the PWM frequencies. | | | | | | |
| HYSTERESIS | 1:0 | R/W | | | ill define how small c ing between two val | | M input are | | |
| | | | 00 = OFF | | | | | | |
| | | | 01 = 1-bit hysteresis with 11-bit resolution | | | | | | |
| | | | 10 = 1-bit hystere | esis with 10-bit re | solution | | | | |
| | | | 11 = 1-bit hystere | esis with 8-bit res | olution | | | | |



SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

Table 4. PLL Value Calculation

| en_vsync | PLL frequency [MHz] | PLL[12:0] |
|----------|---------------------|--------------------------------------|
| 0 | 5, 10, 20, 40 | not used |
| | 5 | 5 MHz / (26 x f _{VSYNC}) |
| 4 | 10 | 10 MHz / (50 x f _{VSYNC}) |
| I | 20 | 20 MHz / (98 x f _{VSYNC}) |
| | 40 | 40 MHz / (196 x f _{VSYNC}) |

PLL frequency is set by PWM_RESOLUTION[1:0] bits.

For Example:

If $f_{PLL} = 5$ MHz and $f_{VSYNC} = 60$ Hz, then PLL[12:0] = 5000000 Hz / (26 * 60 Hz) = 3205d = C85h.

If $f_{PLL} = 10$ MHz and $f_{VSYNC} = 75$ Hz, then PLL[12:0] = 10000000 Hz / (50 * 75 Hz) = 2667d = A6Bh.

36

Submit Documentation Feedback

SNVS701B-SEPTEMBER 2011-REVISED JANUARY 2014

REVISION HISTORY

| Cł | nanges from Original (May 2013) to Revision B P | Page |
|----|---|------|
| • | Added note re: EEPROM configuration | . 18 |
| • | Added note re: EEPROM configuration | . 30 |

www.ti.com



10-Dec-2020

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|---------|
| LP8553TLE/NOPB | ACTIVE | DSBGA | YZR | 25 | 250 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 8553 | Samples |
| LP8553TLX/NOPB | ACTIVE | DSBGA | YZR | 25 | 3000 | RoHS & Green | SNAGCU | Level-1-260C-UNLIM | -30 to 85 | 8553 | Samples |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



| *All dimensions are nominal | | | | | | | | | | | | |
|-----------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| LP8553TLE/NOPB | DSBGA | YZR | 25 | 250 | 178.0 | 8.4 | 2.69 | 2.69 | 0.76 | 4.0 | 8.0 | Q1 |
| LP8553TLX/NOPB | DSBGA | YZR | 25 | 3000 | 178.0 | 8.4 | 2.69 | 2.69 | 0.76 | 4.0 | 8.0 | Q1 |

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


16-Nov-2013



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LP8553TLE/NOPB | DSBGA | YZR | 25 | 250 | 210.0 | 185.0 | 35.0 |
| LP8553TLX/NOPB | DSBGA | YZR | 25 | 3000 | 210.0 | 185.0 | 35.0 |

YZR0025



B. This drawing is subject to change without notice.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated