TPS65632 三路输出 AMOLED 显示屏电源

1 特性

- 2.9V 至 4.5V 输入电压范围
- 升压转换器 1 (V_{POS})
  - 4.6V 输出电压
  - 0.5% 精度（25°C 至 85°C）
  - 专用输出感测引脚
  - 300mA 输出电流
- 反向降压-升压转换器 (V_{NEG})
  - –1.5V 至 5.4V 可编程输出电压
  - –4V 默认输出电压
  - 300mA 输出电流
- 升压转换器 2 (AV_{DD})
  - 5.8V 或 7.7V 输出电压
  - 30mA 输出电流
- 出色的线路瞬态稳压
- 短路保护功能
- 热关断
- 3mm × 3mm 16 引脚超薄型四方扁平无引线 (WQFN) 封装

2 应用范围

AMOLED 显示屏

3 说明

TPS65632 设计用于驱动需要 3 个电源轨（V_{POS}、V_{NEG} 和 AV_{DD}）的有源矩阵有机发光二极管 (AMOLED) 显示屏。 该器件分别为 V_{POS}、V_{NEG} 和 AV_{DD} 集成了升压转换器、反向降压-升压转换器以及升压转换器，这些转换器均适用于电池供电产品。 数字控制引脚 (CTRL) 允许用数字步长设定负输出电压。 TPS65632 采用全新技术，可提供出色的线路与负载调节性能。

器件信息(1)

器件型号	封装	封装尺寸（标称值）
TPS65632	WQFN (16)	3.00mm x 3.00mm

(1) 如需了解所有可用封装，请见数据表末尾的可订购产品附录。

4 简化电路原理图



效率与输出电流间的关系



目录

5 修订历史记录

日期	修订版本	注释
2015 年 3 月	*	最初发布版本

6 Pin Configuration and Functions

RTE Package
16-Pin WQFN with Thermal Pad
Top View



Pin Functions

PIN		TYPE(1)	DESCRIPTION
NAME	NO.		
AGND	7	GND	Analog ground.
AVIN	16	PWR	Supply voltage for the device.
CT	6	I/O	A capacitor connected between this pin and ground sets the transition time for V_{NEG} when programmed to a new value.
CTRL	9	I	Boost converter 1 (V_{POS}) inverting buck-boost converter (V_{NEG}) enable/program.
EN	8	I	Boost converter 2 (AV_{DD}) enable.
FBS	4	I	Boost converter 1 (V_{POS}) sense input.
OUTN	10	O	Inverting buck-boost converter output (V_{NEG}).
OUTP	3	O	Boost converter 1 output (V_{POS}).
OUTP2	13	O	Boost converter 2 output (AV_{DD}).
PGND1	2	GND	Boost converter 1 power ground.
PGND2	14	GND	Boost converter 2 power ground.
PVIN	12	PWR	Inverting buck-boost converter power stage supply voltage.
SELP2	5	I	Boost converter 2 output voltage selection pin. AV_{DD} = 7.7 V when SELP2 = low and 5.8 V when SELP2 = high.
SWN	11	I/O	Inverting buck-boost converter switch pin.
SWP1	1	I	Boost converter 1 switch pin.
SWP2	15	I	Boost converter 2 switch pin.
Exposed thermal pad		—	Connect this pad to AGND, PGND1 and PGND2.

(1) GND = Ground, PWR = Power, I = Input, O = Output, I/O = Input/Output

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input supply voltage(2)	SWP1, OUTP1, FBS, PVIN, AVIN	–0.3	5	V
	SWP2	–0.3	12	V
	OUTP2	–0.3	8.5	V
	OUTN	–6.0	0.3	V
	SWN	–6.5	4.8	V
	CTRL, EN, SELP2	–0.3	5.5	V
	CT	–0.3	3.6	V
Operating virtual junction, T_J		–40	150	°C
Storage temperature, T_{stg}		–65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.
(2) With respect to GND pin.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1)	±2000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins(2)	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
INPUT					
V_I	Input supply voltage range	2.9	3.7	4.5	V
T_J	Operating junction temperature	–40	85	125	°C

7.4 Thermal Information

THERMAL METRIC(1)		RTE [WQFN] 16 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	42.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	44	
$R_{\theta JB}$	Junction-to-board thermal resistance	14.2	
ψ_{JT}	Junction-to-top characterization parameter	0.6	
ψ_{JB}	Junction-to-board characterization parameter	14.1	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	3.3	

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.

7.5 Electrical Characteristics

V_I = 3.7 V, CTRL = 3.7 V, EN = 3.7 V, V_{POS} = 4.6 V, V_{NEG} = –4.0 V, AV_{DD} = 7.7 V, T_J = –40°C to 85°C, typical values are at T_J = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT AND THERMAL PROTECTION						
V_I	Input voltage range		2.9	3.7	4.5	V
I_{SD}	Shutdown current	CTRL = GND, EN = GND, sum of current flowing into AVIN and PVIN		0.25	5	µA
V_{UVLO}	Under-voltage lockout threshold	V_I falling	1.8		2.1	V
		V_I rising	2.1		2.5	V
BOOST CONVERTER 1 (V_{POS})						
V_{POS}	Positive output 1 voltage			4.6		V
	Positive output 1 voltage variation	25°C ≤ T_A ≤ 85°C, No load	–0.5%		0.5%	
		–30°C ≤ T_A ≤ 85°C, No load	–0.8%		0.8%	
$r_{DS(on)1A}$	Switch on-resistance	$I_{(SWP1)}$ = 200 mA		200		mΩ
$r_{DS(on)1B}$	Rectifier on-resistance			350		mΩ
f_{SW1}	Switching frequency	I_{POS} = 200mA		1.7		MHz
I_{SW1}	Switch current limit	Inductor valley current	0.8	1	1.4	A
V_{SCP1}	Short-circuit threshold in operation	V_{POS} falling	3.95	4.10	4.28	V
t_{SCP1}	Short-circuit detection time in operation			3		ms
V_T	Output voltage sense threshold	$V_{(OUTP1)}$ – $V_{(FBS)}$ increasing	200	300	550	mV
		$V_{(OUTP1)}$ – $V_{(FBS)}$ decreasing	100	200	450	mV
$R_{(FBS)}$	FBS pin pull-down resistance		2	4	6	MΩ
R_{DCHG1}	Discharge resistance	CTRL = GND, $I_{(SWP1)}$ = 1mA	10	30	70	Ω
	Line regulation	I_{POS} = 200mA		0.01		%/V
	Load regulation	1 mA ≤ I_{POS} ≤ 300 mA		0.007		%/A
INVERTING BUCK-BOOST CONVERTER (V_{NEG})						
V_{NEG}	Output voltage default			–4.0		V
	Output voltage range		–1.4		–5.4	
	Output voltage accuracy	25°C ≤ T_A ≤ 85°C, no load	–50		50	mV
		–30°C ≤ T_A ≤ 85°C, no load	–60		60	
$r_{DS(on)2A}$	SWN MOSFET on-resistance	$I_{(SWN)}$ = 200 mA		200		mΩ
$r_{DS(on)2B}$	SWN MOSFET rectifier on-resistance			300		mΩ
f_{SW2}	SWN Switching frequency	I_{NEG} = 10 mA		1.7		MHz
I_{SW2}	SWN switch current limit	V_I = 2.9 V	1.5	2.2	3	A
V_{SCP2}	Short circuit threshold in operation	Voltage increase from nominal V_{NEG}	300	500	700	mV
	Short circuit threshold in start up		180	200	230	mV
t_{SCP2}	Short circuit detection time in start up			10		ms
	Short circuit detection time in operation			3		ms
R_{DCHG2}	Discharge resistance	CTRL = GND, $I_{(SWN)}$ = 1 mA	130	150	170	Ω
	Line regulation	I_{NEG} = 200 mA		0.004		%/V
	Load regulation			0.1		%/A
BOOST CONVERTER 2 (AV_{DD})						

Electrical Characteristics (continued)

V_I = 3.7 V, CTRL = 3.7 V, EN = 3.7 V, V_{POS} = 4.6 V, V_{NEG} = –4.0 V, AV_{DD} = 7.7 V, T_J = –40°C to 85°C, typical values are at T_J = 25°C (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
AV_{DD}	Output voltage	SELP2 = Low		7.7		V
		SELP2 = High		5.8		
	Output voltage accuracy	25°C ≤ T_A ≤ 85°C, no load	–1%		1%	
		–30°C ≤ T_A ≤ 85°C, no load	–1.3%		1.3%	
$r_{DS(on)3A}$	SWP2 switch on-resistance	$I_{(SWP2)}$ = 200 mA		400		mΩ
$r_{DS(on)3B}$	SWP2 rectifier on-resistance			650		
f_{SW3}	Switching frequency	I_{AVDD} = 0 mA		1.7		MHz
I_{LIM3}	Switch current limit	Inductor valley current	0.25	0.35	0.45	A
R_{DCHG3}	Discharge resistance	EN = GND, $I_{(SWP2)}$ = 1 mA	10	30	70	Ω
	Line regulation	I_{AVDD} = 30 mA		0.02		%/V
	Load regulation			0.18		%/mA
CTRL INTERFACE (CTRL, EN, SELP2)						
V_{IH}	Logic input high level voltage		1.2			V
V_{IL}	Logic input low level voltage				0.4	V
R	Pull-down resistance		150	400	860	kΩ
OTHER						
R_{CT}	CT pin resistance		150	300	500	kΩ
t_{INIT}	Initialization time			300	400	µs
t_{STORE}	Data storage/accept time period		30		80	µs
t_{SDN}	Shutdown time period		30		80	µs
T_{SD}	Thermal shutdown temperature	Temperature rising		145		°C

7.6 Timing Requirements

		MIN	NOM	MAX	UNIT
CTRL INTERFACE					
t_{LOW}	Low-level pulse duration	2	10	25	µs
t_{HIGH}	High-level pulse duration	2	10	25	µs
t_{OFF}	Shutdown pulse duration (CTRL = low)	200			µs

7.7 Typical Characteristics

T_J = 25°C, V_I = 3.7 V, unless otherwise stated.



Figure 1. Shutdown Current into AVIN and PVIN Pins



Figure 2. Boost Converter 1 (V_{POS}) $r_{DS(ON)}$



Figure 3. Inverting Buck-Boost Converter (V_{NEG}) $r_{DS(ON)}$



Figure 4. Boost Converter 2 (AV_{DD}) $r_{DS(ON)}$

8 Detailed Description

8.1 Overview

The TPS65632 consists of two boost converters and an inverting buck-boost converter. The V_{POS} output is fixed at 4.6 V and V_{NEG} is programmable via a digital interface in the range of –1.4 V to –5.4 V; the default is –4 V. AV_{DD} can be selected between 7.7 V and 5.8 V, using the SELP2 pin. The transition time of V_{NEG} output is adjustable by the CT pin capacitor.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Boost Converter 1 (V_{POS})

Boost converter 1 uses a fixed-frequency current-mode topology. Its output voltage (V_{POS}) is programmed at the factory to 4.6 V and cannot be changed by the user.

For highest output voltage accuracy, connect the output sense pin (FBS) directly to the positive terminal of the main output capacitor. If not used, the FBS pin can be left floating or connected to ground, in which case the boost converter senses the output voltage via the OUTP1 pin.

8.3.1.1 $V_{(POS)}$ Boost Output Sense (FBS Pin)

$V_{(POS)}$ boost has a dedicated output sense pin (FBS). If FBS is floating or connected to ground, $V_{(POS)}$ boost senses the output through OUTP1 pin.

8.3.2 Inverting Buck-Boost Converter (V_{NEG})

The inverting buck-boost converter uses a constant-off-time current-mode topology. The converter's default output voltage (V_{NEG}) is –4.0 V, but it can be programmed from –1.4 V to –5.4 V (see Programming V_{NEG}).

8.3.2.1 Programming V_{NEG}

The digital interface allows programming of V_{NEG} in discrete steps. If the output voltage setting function is not required then the CTRL pin can also be used as a standard enable pin. The digital output voltage programming of V_{NEG} is implemented using a simple digital interface with the timing shown in Figure 5.



Figure 5. Digital Interface Using CTRL

When CTRL is pulled high the device starts up with its default voltage of –4 V. The device includes a 6-bit DAC that generates the output voltages shown in Table 1. The interface counts the rising edges applied to the CTRL pin once the device is enabled. According toTable 1, V_{NEG} is programmed to –5.2 V since 3 rising edges are detected.

Feature Description (continued)

Table 1.

Bit / Rising Edges	V_{NEG}	DAC Value	Bit / Rising Edges	V_{NEG}	DAC Value
0 / no pulse	–4.0 V	000000	21	–3.4 V	010101
1	–5.4 V	000001	22	–3.3 V	010110
2	–5.3 V	000010	23	–3.2 V	010111
3	–5.2 V	000011	24	–3.1 V	011000
4	–5.1 V	000100	25	–3.0 V	011001
5	–5.0 V	000101	26	–2.9 V	011010
6	–4.9 V	000110	27	–2.8 V	011011
7	–4.8 V	000111	28	–2.7 V	011100
8	–4.7 V	001000	29	–2.6 V	011101
9	–4.6 V	001001	30	–2.5 V	011110
10	–4.5 V	001010	31	–2.4 V	011111
11	–4.4 V	001011	32	–2.3 V	100000
12	–4.3 V	001100	33	–2.2 V	100001
13	–4.2 V	001101	34	–2.1 V	100010
14	–4.1 V	001110	35	–2.0 V	100011
15	–4.0 V	001111	36	–1.9 V	100100
16	–3.9 V	010000	37	–1.8 V	100101
17	–3.8 V	010001	38	–1.7 V	100110
18	–3.7 V	010010	39	–1.6 V	100111
19	–3.6 V	010011	40	–1.5 V	101000
20	–3.5 V	010100	41	–1.4 V	101001

8.3.2.2 Controlling V_{NEG} Transition Time

The transition time (t_{SET}) is the time required to move V_{NEG} from one voltage level to the next. Users can control the transition time with a capacitor connected between the CT pin and ground. When the CT pin is left open or connected to ground the transition time is as short as possible. When a capacitor is connected to the CT pin the transition time is determined by the time constant (τ) of the external capacitor ($C_{(CT)}$) and the internal resistance of the CT pin (R_{CT}). The output voltage reaches 70% of its programmed value after 1τ.

An example is given when using 100 nF for $C_{(CT)}$.

$$\tau = 300\ k\Omega \times 100\ nF = 30\ ms \quad (1)$$

The output voltage is at 70% of its final value after 1τ (i.e. 30 ms in this case) and at its final value after approximately 3τ (90 ms in this case).

8.3.3 Boost Converter 2 (AV_{DD})

Boost converter 2 uses a fixed-frequency current-mode topology. The TPS65632 device supports fixed output voltages of 5.8 V and 7.7 V, selected by the SELP2 pin. AV_{DD} = 7.7 V when SELP2 is low or left floating, and AV_{DD} = 5.8 V when SELP2 is high.

8.3.4 Soft Start and Start-Up Sequence

The devices feature a soft-start function to limit inrush current. Boost converter 2 (AV_{DD}) is enabled when EN goes high. When CTRL goes high, boost converter 1 starts with a reduced switch current limit and 10 ms later the inverting buck-boost converter (V_{NEG}) starts with its default value of –4 V. The typical start-up sequence is shown in Figure 6. The two boost converters operate independently and boost converter 1 (V_{POS}) does not require boost converter 2 (AV_{DD}) to be in regulation in order for it to start..



Figure 6. Start-Up Sequence

8.3.5 Enable (CTRL)

The CTRL pin serves two functions: one is to enable and disable the device, and the other is to program the output voltage (V_{NEG}) of the inverting buck-boost converter (see *Programming V_{NEG}*). If the V_{NEG} programming function is not required the CTRL pin can be used as a standard enable pin for the device, which will start up with its default value of –4.0 V on V_{NEG}. The device is enabled when CTRL is pulled high and disabled when CTRL is pulled low.

Note that to ensure proper start up CTRL must be pulled low for a minimum of 200 µs before being pulled high again.

8.3.6 Undervoltage Lockout

The device features an undervoltage lockout function that disables it when the input supply voltage is too low for proper operation.

8.3.7 Short-Circuit Protection

8.3.7.1 Short Circuits During Operation

The device is protected against short circuits of V_{POS} and V_{NEG} to ground and short circuit of these two outputs to each other. During normal operation an error condition is detected if V_{POS} falls below 4.1 V for longer than 3 ms or V_{NEG} is pulled above the programmed nominal output by 500 mV for longer than 3 ms. In either case the device goes into shutdown and the outputs are disconnected from the input. This state is latched, and to resume normal operation, V_I has to cycle below the undervoltage lockout threshold, or CTRL has to toggle LOW and then HIGH.

8.3.7.2 Short Circuits During Start Up

During start up an error condition is detected in the following cases:

- V_{POS} is not in regulation 10 ms after CTRL goes HIGH
- V_{NEG} is higher than threshold level 10 ms after CTRL goes HIGH
- V_{NEG} is not in regulation 20 ms after CTRL goes HIGH

If any of the above conditions is met the device goes into shutdown and the outputs are disconnected from the input. This state is latched, and to resume normal operation V_I has to cycle below the undervoltage threshold, or CTRL has to toggle LOW and HIGH.

8.3.8 Output Discharge During Shut Down

The device discharges outputs during shutdown. Figure 7 shows the discharge control.



Figure 7. Outputs Discharge During Shut Down

8.3.9 Thermal Shutdown

The TPS65632 device enters thermal shutdown if its junction temperature exceeds 145°C (typical). During thermal shutdown none of the device's functions are available. To resume normal operation V_I has to cycle below the undervoltage threshold, or CTRL has to toggle LOW and then HIGH.

8.4 Device Functional Modes

8.4.1 Operation with V_I < 2.9 V

The recommended minimum input supply voltage for full-performance is 2.9 V. The device continues to operate with input supply voltages below 2.9 V, however, full performance is not guaranteed. The TPS65632 device does not operate with input supply voltages below the UVLO threshold.

8.4.2 Operation with $V_I \approx V_{POS}$ (Diode Mode)

The TPS65632 device features a "diode" mode that enables it to regulate its V_{POS} output even when the input supply voltage is close to V_{POS} (that is, too high for normal boost operation). When operating in diode mode the V_{POS} boost converter's high-side switch is disabled and its body diode used as the rectifier. Note that a minimum load of ≈2 mA is required to proper output regulation in diode mode.

8.4.3 Operation with CTRL

When a low-level signal is applied to the CTRL pin the device is disabled and switching is inhibited. When the input supply voltage is above the UVLO threshold and a high-level signal is applied to the CTRL pin the device is enabled and its start-up sequence begins.

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS65632 device is intended to supply the main analog supplies required by AMOLED displays. V_{POS} is fixed at 4.6 V, but V_{NEG} can be programmed using the CTRL pin to voltages in the range –1.4 V to –5.4 V. The SELP2 pin can be used to set AV_{DD} to either 5.8 V or 7.7 V. The device is highly integrated and requires few external components.

9.2 Typical Application

Figure 8 shows a typical application circuit suitable for supplying AMOLED displays in smartphone applications. The circuit is designed to operate from a single-cell Li-Ion battery and generates a positive output voltage V_{POS} of 4.6 V, a negative output voltage V_{NEG} of –4.0 V, and a positive output voltage AV_{DD} of 5.8 V or 7.7 V. The V_{POS} and V_{NEG} outputs are each capable of supplying up to 300 mA of current, and the AV_{DD} output of up to 30 mA.



Figure 8. Typical Application Circuit

Typical Application (continued)

9.2.1 Design Requirements

For this design example, use the parameters shown in Table 2

Table 2. Design Parameters

PARAMETER	VALUE
Input voltage range	2.9 V to 4.5 V
Output voltage	V_{POS} = 4.6 V V_{NEG} = –4.0 V AV_{DD} = 7.7 V
Current	$I_{(VPOS)}$ = 300 mA $I_{(VNEG)}$ = 300 mA $I_{(AVDD)}$ = 30 mA
Switching Frequency	$f_{(SWP1)}$ = 1.7 MHz $f_{(SWN)}$ = 1.7 MHz $f_{(SWP2)}$ = 1.7 MHz

9.2.2 Detailed Design Procedure

In order to maximize performance, the TPS65632 device has been optimized for use with a relatively narrow range of component values, and customers are strongly recommended to use the application circuits shown in Figure 8 with the components listed in Table 3 and Table 4.

9.2.2.1 Inductor Selection

The V_{POS} and V_{NEG} converters have been optimized for use with 4.7-µH inductors and the AV_{DD} boost converter has been optimized for use with 10-µH inductors. For optimum performance it is recommended that these values be used in all applications. Customers using different inductors than the ones in Table 3 are strongly recommended to characterize circuit performance fully before finalizing their design. Customers should pay particular attention to the inductors' saturation current and ensure it is adequate for their application's worst-case conditions (which may also be during start-up).

Table 3. Inductor Selection

REFERENCE DESIGNATOR	VALUE	MANUFACTURER	PART NUMBER
L1, L3	4.7 µH	Coilcraft	XFL4020-4R7ML
L2	10 µH	Coilmaster	MMPP252012-100N

9.2.2.2 Capacitor Selection

The recommended capacitor values are shown in Table 4. Applications using less than the recommended capacitance (e.g. to save PCB area) may exhibit increased voltage ripple. In general, the lower the output current, the lower the necessary capacitance. Customers should be aware that ceramic capacitors of the kind typically used with the TPS65632 device exhibit dc bias effects, which means their effective capacitance under normal operating conditions may be significantly lower than their nominal capacitance value. Customers must ensure that the *effective* capacitance is sufficient for their application's performance requirements.

Table 4. Capacitor Selection

REFERENCE DESIGNATOR	VALUE	MANUFACTURER	PART NUMBER
C1	3 × 10 µF	Murata	GRM21BR71A106KE51
C2, C6	10 µF	Murata	GRM21BR71A106KE51
C3	2 × 10 µF	Murata	GRM21BR71A106KE51
C4, C5	100 nF	Murata	GRM155B11A104KA01

9.2.3 Application Curves

Unless otherwise stated: T_A = 25°C, V_I = 3.7 V, V_{POS} = 4.6 V, V_{NEG} = –4.0 V, AV_{DD} = 7.7 V; L1 = L3 = XFL4020-4R7ML, and L2 = MMPP252012-100N.



Figure 9. V_{POS} and V_{NEG} Combined Efficiency



Figure 10. AV_{DD} Efficiency



Figure 11. V_{POS} Line Regulation



Figure 12. V_{NEG} Line Regulation



Figure 13. AV_{DD} Line Regulation



Figure 14. V_{POS} Load Regulation



Figure 15. V_{NEG} Load Regulation



Figure 16. AV_{DD} Load Regulation



Figure 17. Start-Up: V_{POS} and V_{NEG}



Figure 18. Start-Up: AV_{DD}



I_{POS} = 100 mA

Figure 19. Switch Pin, Inductor Current and Output Voltage Waveforms: V_{POS}



I_{POS} = 300 mA

Figure 20. Switch Pin, Inductor Current and Output Voltage Waveforms: V_{POS}



I_{NEG} = 100 mA

Figure 21. Switch Pin, Inductor Current and Output Voltage Waveforms: V_{NEG}



I_{NEG} = 300 mA

Figure 22. Switch Pin, Inductor Current and Output Voltage Waveforms: V_{NEG}



I_{AVDD} = 10 mA

Figure 23. Switch Pin, Inductor Current and Output Voltage Waveforms: AV_{DD}



I_{AVDD} = 30 mA

Figure 24. Switch Pin, Inductor Current and Output Voltage Waveforms: AV_{DD}



V_I = 3.0 V to 4.2 V in 50 µs
I_{POS} = 100 mA

Figure 25. V_{POS} Line Transient Response



V_I = 3.0 V to 4.2 V in 50 µs
I_{NEG} = 100 mA

Figure 26. V_{NEG} Line Transient Response



V_I = 3.0 V to 4.2 V in 50 µs
I_{AVDD} = 30 mA

Figure 27. AV_{DD} Line Transient Response



I_{POS} = 10 mA to 100 mA in 100 ns

Figure 28. V_{POS} Load Transient Response



I_{NEG} = 10 mA to 100 mA in 100 ns

Figure 29. V_{NEG} Load Transient Response



I_{AVDD} = 10 mA to 30 mA in 100 ns

Figure 30. AV_{DD} Load Transient Response



I_{POS} = 100 mA I_{NEG} = 100 mA I_{AVDD} = 30 mA

Figure 31. Switching Frequency

10 Power Supply Recommendations

The TPS65632 device is designed to operate with input supply voltages in the range 2.9 V to 4.5 V. If the input supply voltage is located more than a few centimeters away from the device, additional bulk capacitance may be required. The three 10-µF capacitors shown in Figure 8 are suitable for typical applications.

11 Layout

11.1 Layout Guidelines

- Place the input capacitor on PVIN and the output capacitor on OUTN as close as possible to device. Use short and wide traces to connect the input capacitor on PVIN and the output capacitor on OUTN.
- Place the output capacitor on OUTP1 and OUTP2 as close as possible to device. Use short and wide traces to connect the output capacitor on OUTP1 and OUTP2.
- Connect the ground of CT capacitor with AGND, pin 7, directly.
- Connect input ground and output ground on the same board layer, not through via hole.
- Connect AGND, PGND1 and PGND2 with exposed thermal pad.

11.2 Layout Example



Figure 32. Recommended PCB Layout

12 器件和文档支持

12.1 器件支持

12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息，不能构成与此类产品或服务或保修的适用性有关的认可，不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

12.2 商标

12.3 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.4 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。 这些信息是针对指定器件可提供的最新数据。 这些数据会在无通知且不对本文档进行修订的情况下发生改变。 欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改， 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内，且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定，否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险，客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息，不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可，或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分，仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时，如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分，则会失去相关 TI 组件 或服务的所有明示或暗示授权，且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意，尽管任何应用相关信息或支持仍可能由 TI 提供，但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意，他们具备制定与实施安全措施所需的全部专业技术和知识，可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中，为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此，此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III（或类似的生命攸关医疗设备）的授权许可，除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意，对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用，其风险由客户单独承担，并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品，这些产品主要用于汽车。在任何情况下，因使用非指定产品而无法达到 ISO/TS16949 要求，TI不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址： 上海市浦东新区世纪大道1568 号，中建大厦32 楼邮政编码： 200122

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS65632RTER	ACTIVE	WQFN	RTE	16	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PC6I	Samples
TPS65632RTET	ACTIVE	WQFN	RTE	16	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	PC6I	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".
RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.
Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

RTE (S–PWQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
B. This drawing is subject to change without notice.
C. Quad Flatpack, No–leads (QFN) package configuration.
D. The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
E. Falls within JEDEC MO–220.

RTE (S–PWQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No–Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206446–8/U 08/15

NOTE: A. All linear dimensions are in millimeters

RTE (S–PWQFN–N16) PLASTIC QUAD FLATPACK NO–LEAD



NOTES:
A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC–7351 is recommended for alternate designs.
D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat–Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.

重要声明和免责声明

TI 均以“原样”提供技术性及可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122