

TPS51200-Q1 灌电流和拉电流 DDR 终端稳压器

1 特性

- 符合汽车类 标准
- AEC-Q100 测试指导结果如下：的顶部
 - 器件温度等级 1：环境工作温度范围为 -40°C 至 125°C
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 2
 - 器件 CDM ESD 分类等级 C4B
- 输入电压：支持 2.5V 和 3.3V 电源轨
- VLDOIN 电压范围：1.1V 至 3.5V
- 具有压降补偿功能的灌电流/拉电流终端稳压器
- 所需最小输出电容为 $20\mu\text{F}$ （通常为 $3 \times 10\mu\text{F}$ MLCC），用于存储器终端应用 (DDR)
- 用于监视输出稳压的 PGOOD
- EN 输入
- REFIN 输入允许直接或通过电阻分压器灵活进行输入跟踪
- 远程感测 (VOSNS)
- $\pm 10\text{mA}$ 缓冲基准 (REFOUT)
- 内置软启动、UVLO 和 OCL
- 热关断
- 符合 DDR、DDR2 JEDEC 规范；支持 DDR3、DDR3L、低功耗 DDR3 和 DDR4 VTT 应用
- 带外露散热焊盘的 VSON-10 封装

2 应用

- 用于 DDR、DDR2、DDR3、DDR3L、低功耗 DDR3 和 DDR4 的存储器终端稳压器
- 笔记本电脑、台式机、服务器
- 电信和数据通信、GSM 基站、液晶 (LCD) 电视和等离子 (PDP) 电视、复印机和打印机、机顶盒

3 说明

TPS51200-Q1 器件是一款灌电流和拉电流双倍数据速率 (DDR) 终端稳压器，专门针对低输入电压、低成本、低噪声的空间受限型系统而设计。

TPS51200-Q1 器件可保持快速的瞬态响应，最低仅需 $20\mu\text{F}$ 输出电容。TPS51200-Q1 器件支持遥感功能，并且可满足 DDR、DDR2、DDR3、DDR3L、低功耗 DDR3 和 DDR4 VTT 总线终端的所有电源要求。

此外，TPS51200-Q1 器件还提供一个开漏 PGOOD 信号来监测输出稳压，并提供一个 EN 信号在 S3（挂起至 RAM）期间针对 DDR 应用使 VTT 放电。


TPS51200-Q1 器件采用高效散热型 VSON-10 封装，具有绿色环保和无铅的特性。该器件的额定温度范围为 -40°C 至 125°C 。

器件信息⁽¹⁾

器件型号	封装	封装尺寸（标称值）
TPS51200-Q1	VSON (10)	3.00mm × 3.00mm

(1) 如需了解所有可用封装，请见产品说明书末尾的可订购产品附录。

标准 DDR 应用



目录

1	特性	1	8	Application and Implementation	14
2	应用	1	8.1	Application Information	14
3	说明	1	8.2	Typical Application	14
4	修订历史记录	2	9	Power Supply Recommendations	25
5	Pin Configuration and Functions	3	10	Layout	25
6	Specifications	4	10.1	Layout Guidelines	25
6.1	Absolute Maximum Ratings	4	10.2	Layout Example	26
6.2	ESD Ratings	4	10.3	Thermal Considerations	27
6.3	Recommended Operating Conditions	4	11	器件和文档支持	29
6.4	Thermal Information	4	11.1	器件支持	29
6.5	Electrical Characteristics	5	11.2	文档支持	29
6.6	Switching Characteristics	6	11.3	接收文档更新通知	29
6.7	Typical Characteristics	7	11.4	社区资源	29
7	Detailed Description	10	11.5	商标	29
7.1	Overview	10	11.6	静电放电警告	29
7.2	Functional Block Diagram	10	11.7	Glossary	29
7.3	Feature Description	10	12	机械、封装和可订购信息	29
7.4	Device Functional Modes	12			

4 修订历史记录


注：之前版本的页码可能与当前版本有所不同。

Changes from Revision B (September 2015) to Revision C	Page
• Changed pinout diagram for compatibility with HTML version of the data sheet	3
• Added REFOUT specification for $-1\text{ mA} \leq I_{\text{REFOUT}} \leq 1\text{ mA}$, condition	5
• Corrected Typical Characteristics condition statement	7
• Added Figure 4	7
• Added Figure 9	8
• 添加接收文档更新通知部分	29

Changes from Revision A (April 2012) to Revision B	Page
• 已添加 将 AEC-Q100 有关温度等级以及 HBM 和 CDM 分类的测试指导结果添加至特性列表	1
• 已添加 引脚配置和功能 部分、ESD 额定值 表、特性 说明 部分、器件功能模式、应用和 实施 部分、电源建议 部分、布局 部分、器件和文档支持 部分以及机械、封装和可订购信息 部分	1
• 将 PowerPAD 的引用内容替换为散热焊盘	1
• Deleted ORDERING INFORMATION table	3
• Deleted DISSIPATION RATINGS TABLE	4
• Changed the thermal metric parameters in the Thermal Information table	4
• Changed the test conditions for REFOUT source and sink current limits in the Electrical Characteristics table	5
• 已添加 -Q1 to device name throughout text of document	24

Changes from Original (November 2009) to Revision A	Page
• Added thermal table information for DRC package	4

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
EN	7	I	For DDR VTT application, connect EN to SLP_S3. For any other applications, use EN as the ON/OFF function. Keep EN voltage equal or lower than VIN voltage at all times.
GND	8	—	Ground. Signal ground. Connect to negative pin of the output capacitor.
PGND ⁽¹⁾	4	—	Power ground output for the LDO
PGOOD	9	O	PGOOD output. Open drain pin. Indicates regulation.
REFIN	1	I	Reference input
REFOUT	6	O	Reference output. Connect to GND through 0.1-μF ceramic capacitor. If there is REFOUT capacitor at DDR side, keep the total capacitance on REFOUT pin below 1 μF. The REFOUT pin can not be open.
VIN	10	I	2.5-V or 3.3-V power supply A ceramic decoupling capacitor with a value between 1-μF and 4.7-μF is required.
VLDOIN	2	I	Supply voltage for the LDO
VO	3	O	Power output for the LDO. Minimum 20-μF capacitance is required. No maximum capacitance limit.
VOSNS	5	I	Voltage sense output for the LDO. Connect to positive pin of the output capacitor or the load.

(1) Thermal pad connection. See [Figure 34](#) in the [Thermal Considerations](#) section for additional information.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range, unless otherwise noted.⁽¹⁾

		MIN	MAX	UNIT
Input voltage ⁽²⁾	VIN, VLDOIN, VOSNS, REFIN	−0.3	3.6	V
	EN	−0.3	6.5	
	PGND to GND	−0.3	0.3	
Output voltage ⁽²⁾	VO, REFOUT	−0.3	3.6	V
	PGOOD	−0.3	6.5	
Operating junction temperature, T _J			150	°C
Storage temperature, T _{stg}		−55	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground pin unless otherwise noted.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000
	Charged device model (CDM), per AEC Q100-011	Corner pins (1, 5, 6, and 10)	±750
		Other pins	±500

- (1) AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

		MIN	MAX	UNIT
Supply voltage	VIN	2.375	3.500	V
Voltage range	EN, VLDOIN, VOSNS	−0.1	3.5	
	REFIN	0.5	1.8	
	VO, PGOOD	−0.1	3.5	
	REFOUT	−0.1	1.8	
	PGND	−0.1	0.1	
Operating free-air temperature, T _A		−40	125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS51200-Q1	UNIT
		DRC (VSON)	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	52.7	°C/W
R _{θJctop}	Junction-to-case (top) thermal resistance	63.9	°C/W
R _{θJB}	Junction-to-board thermal resistance	28.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	3.5	°C/W
ψ _{JB}	Junction-to-board characterization parameter	28.6	°C/W
R _{θJcbot}	Junction-to-case (bottom) thermal resistance	16.1	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

6.5 Electrical Characteristics

Over recommended free-air temperature range, $V_{IN} = 3.3\text{ V}$, $V_{LDON} = 1.8\text{ V}$, $V_{REFIN} = 0.9\text{ V}$, $V_{VOSNS} = 0.9\text{ V}$, $V_{EN} = V_{IN}$, $C_{OUT} = 3 \times 10\text{ }\mu\text{F}$ and circuit shown in the 标准 DDR 应用 section (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I_{IN}	Supply current	$T_A = 25\text{ }^\circ\text{C}$, $V_{EN} = 3.3\text{ V}$, No Load		0.7	1	mA
$I_{IN(SDN)}$	Shutdown current	$T_A = 25\text{ }^\circ\text{C}$, $V_{EN} = 0\text{ V}$, $V_{REFIN} = 0$, No Load		65	80	μA
		$T_A = 25\text{ }^\circ\text{C}$, $V_{EN} = 0\text{ V}$, $V_{REFIN} > 0.4\text{ V}$, No Load		200	400	
I_{LDON}	Supply current of VLDOIN	$T_A = 25\text{ }^\circ\text{C}$, $V_{EN} = 3.3\text{ V}$, No Load		1	50	μA
$I_{LDON(SDN)}$	Shutdown current of VLDOIN	$T_A = 25\text{ }^\circ\text{C}$, $V_{EN} = 0\text{ V}$, No Load		0.1	50	μA
INPUT CURRENT						
I_{REFIN}	Input current, REFIN	$V_{EN} = 3.3\text{ V}$			1	μA
VO OUTPUT						
V_{VOSNS}	Output DC voltage, VO	$V_{REFOUT} = 1.25\text{ V}$ (DDR1), $I_O = 0\text{ A}$		1.25		V
			-15		15	mV
		$V_{REFOUT} = 0.9\text{ V}$ (DDR2), $I_O = 0\text{ A}$		0.9		V
			-15		15	mV
		$V_{REFOUT} = 0.75\text{ V}$ (DDR3), $I_O = 0\text{ A}$		0.75		V
			-15		15	mV
		$V_{REFOUT} = 0.675\text{ V}$ (DDR3L), $I_O = 0\text{ A}$		0.675		V
			-15		15	mV
		$V_{REFOUT} = 0.6\text{ V}$ (DDR4), $I_O = 0\text{ A}$		0.6		V
			-15		15	mV
V_{VOTOL}	Output voltage tolerance to REFOUT	$-2\text{ A} < I_{VO} < 2\text{ A}$	-25		25	mV
I_{VOSRCL}	VO source current Limit	With reference to REFOUT, $V_{OSNS} = 90\% \times V_{REFOUT}$	3		4.5	A
I_{VOSNCL}	VO sink current Limit	With reference to REFOUT, $V_{OSNS} = 110\% \times V_{REFOUT}$	3.5		5.5	A
I_{DSCHRG}	Discharge current, VO	$V_{REFIN} = 0\text{ V}$, $V_{VO} = 0.3\text{ V}$, $V_{EN} = 0\text{ V}$, $T_A = 25\text{ }^\circ\text{C}$		18	25	Ω
POWERGOOD COMPARATOR						
$V_{TH(PG)}$	VO PGOOD threshold	PGOOD window lower threshold with respect to REFOUT	-23.5%	-20%	-17.5%	
		PGOOD window upper threshold with respect to REFOUT	17.5%	20%	23.5%	
		PGOOD hysteresis		5%		
$V_{PGOODLOW}$	Output low voltage	$I_{SINK} = 4\text{ mA}$			0.4	V
$I_{PGOODLK}$	Leakage current ⁽¹⁾	$V_{OSNS} = V_{REFIN}$ (PGOOD high impedance), $PGOOD = V_{IN} + 0.2\text{ V}$			1	μA
REFIN AND REFOUT						
V_{REFIN}	REFIN voltage range		0.5		1.8	V
$V_{REFINUVLO}$	REFIN undervoltage lockout	REFIN rising	360	390	420	mV
$V_{REFINUVHYS}$	REFIN undervoltage lockout hysteresis			20		mV
V_{REFOUT}	REFOUT voltage			REFIN		V
$V_{REFOUTTOL}$	REFOUT voltage tolerance to V_{REFIN}	$-10\text{ mA} \leq I_{REFOUT} \leq 10\text{ mA}$, $0.6\text{ V} \leq V_{REFIN} \leq 1.25\text{ V}$	-15		15	mV
		$-1\text{ mA} \leq I_{REFOUT} \leq 1\text{ mA}$, $0.6\text{ V} \leq V_{REFIN} \leq 1.25\text{ V}$	-12		12	
$I_{REFOUTSRCL}$	REFOUT source current limit	$V_{REFOUT} = 0.5\text{ V}$	10	40		mA
$I_{REFOUTSNCL}$	REFOUT sink current limit	$V_{REFOUT} = 1.5\text{ V}$	10	40		mA
UVLO / EN LOGIC THRESHOLD						
$V_{VINUVIN}$	UVLO threshold	Wake up, $T_A = 25\text{ }^\circ\text{C}$	2.2	2.3	2.375	V
		Hysteresis		50		mV
V_{ENIH}	High-level input voltage	Enable	1.7			V
V_{ENIL}	Low-level input voltage	Enable			0.3	V
V_{ENYST}	Hysteresis voltage	Enable		0.5		V
I_{ENLEAK}	Logic input leakage current	EN, $T_A = 25\text{ }^\circ\text{C}$	-1		1	μA
THERMAL SHUTDOWN						
T_{SON}	Thermal shutdown threshold ⁽¹⁾	Shutdown temperature		150		$^\circ\text{C}$
		Hysteresis		25		

(1) Ensured by design. Not production tested.

TPS51200-Q1

ZHCSI35C –NOVEMBER 2009–REVISED APRIL 2018

www.ti.com.cn

6.6 Switching Characteristics

Over recommended free-air temperature range, $V_{VIN} = 3.3\text{ V}$, $V_{VLDOIN} = 1.8\text{ V}$, $V_{REFIN} = 0.9\text{ V}$, $V_{VOSNS} = 0.9\text{ V}$, $V_{EN} = V_{VIN}$, $C_{OUT} = 3 \times 10\text{ }\mu\text{F}$ and circuit shown in the [标准 DDR 应用](#) section (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWERGOOD COMPARATOR						
$T_{PGSTUPDLY}$	PGOOD startup delay	Startup rising edge, VOSNS within 15% of REFOUT		2		ms
$T_{PBADDLY}$	PGOOD bad delay	VOSNS is outside of the $\pm 20\%$ PGOOD window		10		μs

6.7 Typical Characteristics

For Figure 1 through Figure 18, $3 \times 10\text{-}\mu\text{F}$ MLCCs (0805) are used on the output.




Figure 1. Output Voltage vs Output Current




Figure 2. Output Voltage vs Output Current




Figure 3. Output Voltage vs Output Current




Figure 4. Output Voltage vs Output Current




Figure 5. Output Voltage vs Output Current










Figure 6. Output Voltage vs Output Current

Typical Characteristics (continued)

For Figure 1 through Figure 18, $3 \times 10\text{-}\mu\text{F}$ MLCCs (0805) are used on the output.



Typical Characteristics (continued)

For Figure 1 through Figure 18, $3 \times 10\text{-}\mu\text{F}$ MLCCs (0805) are used on the output.




Figure 13. REFOUT Line Regulation




Figure 14. REFOUT Line Regulation




Figure 15. REFOUT Line Regulation




Figure 16. DROPOUT Voltage vs Output Current




Figure 17. Gain and Phase vs Frequency




Figure 18. Gain and Phase vs Frequency


7 Detailed Description

7.1 Overview

The TPS51200-Q1 device is a sink and source, double data-rate (DDR) termination regulator specifically designed for low-input voltage, low-cost, and low-noise systems where space is a key consideration.

The TPS51200-Q1 device is designed to provide proper termination voltage and a 10-mA buffered reference voltage for DDR memory which includes the following DDR specifications (core voltage, reference voltage) with minimal external components: DDR (2.5 V, 1.25 V), DDR2 (1.8 V, 0.9 V), DDR3 (1.5 V, 0.75 V), DDR3L (1.35 V, 0.675 V), LP DDR3 and DDR4 (1.2 V, 0.6 V).

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Sink and Source Regulator (VO Pin)

The TPS51200-Q1 device is a sink and source (sink/source) tracking termination regulator specifically designed for low input voltage, low-cost, and low external-component count systems where space is a key application parameter. The TPS51200-Q1 device integrates a high-performance, low-dropout (LDO) linear regulator that is capable of both sourcing and sinking current. The LDO regulator employs a fast feedback loop so that small ceramic capacitors can be used to support the fast load transient response. To achieve tight regulation with minimum effect of trace resistance, a remote sensing pin, VOSNS, must be connected to the positive pin of the output capacitors as a separate trace from the high current path from the VO pin.

7.3.2 Reference Input (REFIN Pin)

The output voltage, V_O , is regulated to the REFOUT pin. When the REFIN pin is configured for standard DDR termination applications, the REFIN pin can be set by an external equivalent ratio voltage divider connected to the memory supply bus (VDDQ). The TPS51200-Q1 device supports the REFIN voltage from 0.5 V to 1.8 V, making the device versatile and ideal for many types of low-power LDO applications.

Feature Description (接下页)

7.3.3 Reference Output (REFOUT Pin)

When the device is configured for DDR termination applications, the REFOUT pin generates the DDR VTT reference voltage for the memory application. The device is capable of supporting both a sourcing and sinking load of 10 mA. The REFOUT pin becomes active when the REFIN voltage rises to 0.390 V and the VIN pin is above the UVLO threshold. When the REFOUT pin is less than 0.375 V, it is disabled and subsequently discharges to the GND pin through an internal 10-k Ω MOSFET. The REFOUT pin is independent of the EN pin state.

7.3.4 Soft-Start Sequencing

The soft-start function of the VO pin is achieved through a current clamp. The current clamp allows the output capacitors to be charged with low and constant current, providing a linear ramp-up of the output voltage. When the VO pin is outside of the powergood window, the current clamp level is one-half of the full overcurrent limit (OCL) level. When the VO pin rises or falls within the PGOOD window, the current clamp level switches to the full OCL level. The soft-start function is completely symmetrical and works not only from GND to the REFOUT voltage, but also from the VLDOIN pin to the REFOUT voltage.

7.3.5 Enable Control (EN Pin)

When the EN pin is driven high, the TPS51200-Q1 VO-regulator begins normal operation. When the EN pin is driven low, the VO pin discharges to the GND pin through an internal 18- Ω MOSFET. The REFOUT pin remains on when the EN pin is driven low.

7.3.6 Powergood Function (PGOOD Pin)

The TPS51200-Q1 device provides an open-drain PGOOD output that goes high when the VO output is within $\pm 20\%$ of the REFOUT pin. The PGOOD pin deasserts within 10 μ s after the output exceeds the size of the powergood window. During initial VO startup, the PGOOD pin asserts high 2 ms (typ) after the VO pin enters power good window. Because the PGOOD pin is an open-drain output, a 100-k Ω , pullup resistor between the PGOOD pin and a stable active supply voltage rail is required.

7.3.7 Current Protection (VO Pin)

The LDO has a constant overcurrent limit (OCL). Note that the OCL level reduces by one-half when the output voltage is not within the powergood window. This reduction is a non-latch protection.

7.3.8 UVLO Protection (VIN Pin)

For the VIN undervoltage-lockout (UVLO) protection, the TPS51200-Q1 device monitors the VIN voltage. When the VIN voltage is lower than the UVLO threshold voltage, both the VO and REFOUT regulators are powered off. This shutdown is a non-latch protection.

7.3.9 Thermal Shutdown

The TPS51200-Q1 device monitors the junction temperature. If the device junction temperature exceeds the threshold value, (typically 150°C), the VO and REFOUT regulators are both shut off, discharged by the internal discharge MOSFETs. This shutdown is a non-latch protection.

7.4 Device Functional Modes

The TPS51200-Q1 device can be used in an application system where either a 2.5-V rail or a 3.3-V rail is available. The TPS51200-Q1 minimum input voltage requirement is 2.375 V. If a 2.5-V rail is used, ensure that the absolute minimum voltage (both DC and transient) at the device pin is be 2.375 V or greater. The voltage tolerance for a 2.5-V rail input is between –5% and 5% accuracy, or better.

7.4.1 S3 and Pseudo-S5 Support

The TPS51200-Q1 device provides S3 support by an EN function. The EN pin can be connected to an SLP_S3 signal in the end application. Both the REFOUT and VO pin are on when EN = high (S0 state). The REFOUT pin is maintained while the VO pin is turned off and discharged through an internal discharge MOSFET when EN = low (S3 state). When EN = low and the REFIN voltage is less than 0.390 V, the TPS51200-Q1 device enters pseudo-S5 state. Both the VO and REFOUT outputs are turned off and discharged to the GND pin through internal MOSFETs when pseudo-S5 support is engaged (S4/S5 state). 图 19 shows a typical startup and shutdown timing diagram for an application that uses S3 and pseudo-S5 support. It is also allowed to turn on VLDOIN earlier than VIN during power on, and turn off VIN earlier than VLDOIN during power off.

7.4.2 Tracking Startup and Shutdown

The TPS51200-Q1 device also supports tracking startup and shutdown when the EN pin is tied directly to the system bus and not used to turn on or turn off the device. During tracking startup, the VO pin follows the REFOUT pin when the REFIN voltage is greater than 0.39 V. The REFIN pin follows the rise of the VDDQ rail though a voltage divider. The typical soft-start time for the VDDQ rail is approximately 3 ms, however this soft-start time can vary depending on the system configuration. The SS time of the VO output no longer depends on the OCL setting, but is a function of the SS time of the VDDQ rail. PGOOD is asserted 2 ms after the VO pin is within $\pm 20\%$ of the REFOUT pin. During tracking shutdown, the VO pin falls following the REFOUT pin until the REFOUT pin reaches 0.37 V. When the REFOUT pin falls below 0.37 V, the internal discharge MOSFETs are turned on and quickly discharge both the REFOUT and VO pins to GND. The PGOOD pin is deasserted when the VO pin is beyond the $\pm 20\%$ range of the REFOUT pin. 图 20 shows the typical timing diagram for an application that uses tracking startup and shutdown.




图 19. Typical Timing Diagram for S3 and Pseudo-S5 Support

Device Functional Modes (接下页)




图 20. Typical Timing Diagram of Tracking Startup and Shutdown

8 Application and Implementation

注


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS51200-Q1 device is specifically designed to power up the memory termination rail (as shown in 图 21). The DDR memory termination structure determines the main characteristics of the VTT rail, which is to be able to sink and source current while maintaining acceptable VTT tolerance. See 图 22 for typical characteristics for a single memory cell.

8.2 Typical Application

8.2.1 VTT DIMM Applications



UDG-08022

图 21. Typical Application Diagram for DDR3 VTT DIMM using TPS51200-Q1

8.2.1.1 Design Parameters

Use the information listed in 表 1 as the design parameters.

表 1. DDR, DDR2, DDR3, LP DDR3 and DDR4 Termination Technology and Differences

PARAMETER	DDR	DDR2	DDR3	LP DDR3 or DDR4
FSB Data Rates	200, 266, 333 and 400 MHz	400, 533, 677 and 800 MHz	800, 1066, 1330 and 1600 MHz	Same as DDR3
Termination	Motherboard termination to VTT for all signals	On-die termination for data group. VTT termination for address, command and control signals	On-die termination for data group. VTT termination for address, command and control signals	Same as DDR3
Termination Current Demand	Max source/sink transient currents of up to 2.6 A to 2.9 A	Not as demanding - Only 34 signals (address, command, control) tied to VTT - ODT handles data signals Less than 1 A of burst current	Not as demanding - Only 34 signals (address, command, control) tied to VTT - ODT handles data signals Less than 1A of burst current	Same as DDR3
Voltage Level	2.5-V Core and I/O 1.25-V VTT	1.8-V Core and I/O 0.9-V VTT	1.5-V Core and I/O 0.75-V VTT	1.2-V Core and I/O 0.6-V VTT

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 VIN Capacitor

Add a ceramic capacitor, with a value between 1- μ F and 4.7- μ F, placed close to the VIN pin, to stabilize the bias supply (2.5-V rail or 3.3-V rail) from any parasitic impedance from the supply.

8.2.1.2.2 VLDO Input Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10- μ F (or greater) ceramic capacitor to supply this transient charge. Provide more input capacitance as more output capacitance is used at the VO pin. In general, use one-half of the C_{OUT} value for input.

8.2.1.2.3 Output Capacitor

For stable operation, the total capacitance of the VO output pin must be greater than 20 μ F. Attach three, 10- μ F ceramic capacitors in parallel to minimize the effect of equivalent series resistance (ESR) and equivalent series inductance (ESL). If the ESR is greater than 2 m Ω , insert an R-C filter between the output and the VOSNS input to achieve loop stability. The R-C filter time constant must be almost the same as or slightly lower than the time constant of the output capacitor and its ESR.

8.2.1.2.4 Output Tolerance Consideration for VTT DIMM Applications

图 22 shows the typical characteristics for a single memory cell.




图 22. DDR Physical Signal System Bi-Directional SSTL Signaling

In 图 22, when Q1 is on and Q2 is off:

- The current flows from VDDQ via the termination resistor to VTT
- VTT sinks current

In 图 22, when Q2 is on and Q1 is off:

- The current flows from VTT via the termination resistor to GND
- VTT sources current

Because VTT accuracy has a direct impact on the memory signal integrity, it is imperative to understand the tolerance requirement on VTT. Based on JEDEC VTT specifications for DDR and DDR2 (JEDEC standard: DDR JESD8-9B May 2002; DDR2 JESD8-15A Sept 2003).

$$V_{TTRF} - 40 \text{ mV} < V_{TT} < V_{TTRF} + 40 \text{ mV}, \text{ for both dc and ac conditions}$$

The specification indicates that VTT must keep track of VTTREF for proper signal conditioning.

The TPS51200-Q1 device ensures the regulator output voltage to be:

$$V_{TTRF} - 25 \text{ mV} < V_{TT} < V_{TTRF} + 25 \text{ mV}, \text{ for both DC and AC conditions and } -2 \text{ A} < I_{VTT} < 2 \text{ A}$$

The regulator output voltage is measured at the regulator side, not the load side. The tolerance is applicable to DDR, DDR2, DDR3, DDR3L, low-power DDR3 and DDR4 applications (see 表 1 for detailed information). To meet the stability requirement, a minimum output capacitance of 20 μF is needed. Considering the actual tolerance on the MLCC capacitors, three 10- μF ceramic capacitors are sufficient to meet the above requirement.

The TPS51200-Q1 device is designed as a Gm driven LDO. The voltage droop between the reference input and the output regulator is determined by the transconductance and output current of the device. The typical Gm is 250 S at 2 A and changes with respect to the load to conserve the quiescent current (that is, the Gm is very low at no load condition). The Gm LDO regulator is a single pole system. Its unity gain bandwidth for the voltage loop is only determined by the output capacitance, as a result of the bandwidth nature of the Gm (see 公式 1).

$$F_{\text{UGBW}} = \frac{G_m}{2 \times \pi \times C_{\text{OUT}}}$$

where

- F_{UGBW} is the unity gain bandwidth
- G_m is transconductance
- C_{OUT} is the output capacitance

(1)

This type of regulator has two limitations on the output bulk capacitor requirement. To maintain stability, the zero location contributed by the ESR of the output capacitors must be greater than the -3-dB point of the current loop. This constraint means that higher ESR capacitors must not be used in the design. In addition, the impedance characteristics of the ceramic capacitor must be well understood to prevent the gain peaking effect around the Gm -3-dB point because of the large ESL, the output capacitor and parasitic inductance of the VO trace.




图 23. Bode Plot for a Typical DDR3 Configuration

图 23 shows the bode plot simulation for a typical DDR3 configuration of the TPS51200-Q1 device, where:

- $V_{\text{IN}} = 3.3 \text{ V}$
- $V_{\text{VLDOIN}} = 1.5 \text{ V}$
- $V_{\text{VO}} = 0.75 \text{ V}$
- $I_{\text{IO}} = 2 \text{ A}$
- $3 \times 10\text{-}\mu\text{F}$ capacitors included
- $\text{ESR} = 2.5 \text{ m}\Omega$
- $\text{ESL} = 800 \text{ pH}$

The unity-gain bandwidth is approximately 1 MHz and the phase margin is 52°. The 0-dB level is crossed, the gain peaks because of the ESL effect. However, the peaking is kept well below 0 dB.

shows the load regulation and 图 25 shows the transient response for a typical DDR3 configuration. When the regulator is subjected to $\pm 1.5\text{-A}$ load step and release, the output voltage measurement shows no difference between the dc and ac conditions.

8.2.1.3 Application Curves




图 24. Output Current vs Output voltage




图 25. Transient Waveform

TPS51200-Q1

ZHCSI35C – NOVEMBER 2009 – REVISED APRIL 2018

www.ti.com.cn

8.2.2 Design Example 1

This design example describes a 3.3- V_{IN} , DDR2 configuration.




图 26. 3.3- V_{IN} , DDR2 Configuration

8.2.2.1 Design Parameters

For this design example, use the parameters listed in 表 2.

表 2. Design Example 1 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

8.2.3 Design Example 2

This design example describes a 3.3- V_{IN} , DDR3 configuration.




图 27. 3.3- V_{IN} , DDR3 Configuration

8.2.3.1 Design Parameters

For this design example, use the parameters listed in 表 3.

表 3. Design Example 2 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

TPS51200-Q1

ZHCSI35C – NOVEMBER 2009 – REVISED APRIL 2018

www.ti.com.cn

8.2.4 Design Example 3

This design example describes a 2.5- V_{IN} , DDR3 configuration.




图 28. 2.5- V_{IN} , DDR3 Configuration

8.2.4.1 Design Parameters

For this design example, use the parameters listed in 表 4.

表 4. Design Example 3 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

8.2.5 Design Example 4

This design example describes a 3.3- V_{IN} , LP DDR3 or DDR4 configuration.




图 29. 3.3- V_{IN} , LP DDR3 or DDR4 Configuration

8.2.5.1 Design Parameters

For this design example, use the parameters listed in 表 5.

表 5. Design Example 4 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 µF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 µF		
C6		4.7 µF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 µF, 6.3 V	GRM21BR70J106KE76L	Murata

TPS51200-Q1

ZHCSI35C – NOVEMBER 2009 – REVISED APRIL 2018

www.ti.com.cn

8.2.6 Design Example 5

This design example describes a 3.3- V_{IN} , DDR3 tracking configuration.




图 30. 3.3- V_{IN} , DDR3 Tracking Configuration

8.2.6.1 Design Parameters

For this design example, use the parameters listed in 表 6.

表 6. Design Example 5 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

8.2.7 Design Example 6

This design example describes a 3.3-V_{IN} , LDO configuration.




图 31. 3.3-V_{IN} , LDO Configuration

8.2.7.1 Design Parameters

For this design example, use the parameters listed in 表 7.

表 7. Design Example 6 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1	Resistor	10 kΩ		
R2		3.86 kΩ		
R3		100 kΩ		
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata

TPS51200-Q1

ZHCSI35C – NOVEMBER 2009 – REVISED APRIL 2018

www.ti.com.cn

8.2.8 Design Example 7

This design example describes a 3.3- V_{IN} , DDR3 configuration with LPF (low pass filter between VTT and VOSNS).




图 32. 3.3- V_{IN} , DDR3 Configuration with LPF

8.2.8.1 Design Parameters

For this design example, use the parameters listed in 表 8.

表 8. Design Example 7 List of Materials

REFERENCE DESIGNATOR	DESCRIPTION	SPECIFICATION	PART NUMBER	MANUFACTURER
R1, R2	Resistor	10 kΩ		
R3		100 kΩ		
R4 ⁽¹⁾				
C1, C2, C3	Capacitor	10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C4		1000 pF		
C5		0.1 μF		
C6		4.7 μF, 6.3 V	GRM21BR60J475KA11L	Murata
C7, C8		10 μF, 6.3 V	GRM21BR70J106KE76L	Murata
C9 ⁽¹⁾				

(1) The values of R4 and C9 must be chosen to reduce the parasitic effect of the trace (between VO and the output MLCCs) and the output capacitors (ESR and ESL).

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply with a range between 2.375 V and 3.5 V. This input supply must be well regulated. TI recommends adding at least one 1- μ F to 4.7- μ F ceramic capacitor at the VIN pin.

10 Layout

10.1 Layout Guidelines

Consider the following points before starting the TPS51200-Q1 layout design.

- Place the input capacitors as close to VDLOIN pin as possible with short and wide connection.
- Place the output capacitor as close to VO pin as possible with short and wide connection. Place a ceramic capacitor with a value of at least 10- μ F as close to VO pin if the rest of output capacitors need to be placed on the load side.
- Connect the VOSNS pin to the positive node of output capacitors as a separate trace. In DDR VTT application, connect the VO sense trace to DIMM side to ensure the VTT voltage at DIMM side is well regulated.
- Consider adding low-pass filter at VOSNS if the VO sense trace is very long.
- Connect the GND pin and PGND pin to the thermal pad directly.
- The device uses its thermal pad to dissipate heat. In order to effectively remove heat from device package, place numerous ground vias on the thermal pad. Use large ground copper plane, especially the copper plane on surface layer, to pour over those vias on thermal pad.
- Consult the TPS51200EVM User's Guide ([SLUU323](#)) for detailed layout recommendations.

TPS51200-Q1

ZHCSI35C –NOVEMBER 2009–REVISED APRIL 2018

www.ti.com.cn

10.2 Layout Example




图 33. TPS51200-Q1 Layout Example

10.3 Thermal Considerations

Because the TPS51200-Q1 device is a linear regulator, the VO current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between VLDOIN and VO times IO (I_{IO}) current becomes the power dissipation as shown in 公式 2.

$$P_{DISS_SRC} = (V_{VLDOIN} - V_{VO}) \times I_{O_SRC} \quad (2)$$

In this case, if VLDOIN is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VO voltage is applied across the internal LDO regulator, and the power dissipation, P_{DISS_SNK} can be calculated by 公式 3.

$$P_{DISS_SNK} = V_{VO} \times I_{O_SNK} \quad (3)$$

Because the device does not sink and source current at the same time and the IO current may vary rapidly with time, the actual power dissipation must be the time average of the above dissipations over the thermal relaxation duration of the system. Another source of power consumption is the current used for the internal current control circuitry from the VIN supply and the VLDOIN supply. This can be estimated as 5 mW or less during normal operating conditions. This power must be effectively dissipated from the package.

Maximum power dissipation allowed by the package is calculated by 公式 4.

$$P_{PKG} = (T_{J(MAX)} - T_{A(MAX)}) / R_{\theta JA}$$

$$P_{PKG} = \frac{T_{J(max)} \times T_{A(max)}}{R_{\theta JA}}$$

where

- T_{J(MAX)} is 125°C
 - T_{A(MAX)} is the maximum ambient temperature in the system
 - R_{θJA} is the thermal resistance from junction to ambient
- (4)

The thermal performance of an LDO depends on the printed circuit board (PCB) layout. The TPS51200-Q1 device is housed in a thermally-enhanced package that has an exposed die pad underneath the body. For improved thermal performance, this die pad must be attached to ground via thermal land on the PCB. This ground trace acts as a both a heatsink and heatspreader. The typical thermal resistance, R_{θJA}, 52.06°C/W, is achieved based on a land pattern of 3 mm × 1.9 mm with four vias (0.33-mm via diameter, the standard thermal via size) without air flow (see 图 34).




图 34. Recommend Land Pad Pattern for TPS51200-Q1

Thermal Considerations (接下页)




图 35. Package Thermal Measurement

To further improve the thermal performance of this device, using a larger than recommended thermal land as well as increasing the number of vias helps lower the thermal resistance from junction to thermal pad. The typical thermal resistance from junction to thermal pad, $R_{\theta JP}$, is 10.24°C/W (based on the recommend land pad and four standard thermal vias).

11 器件和文档支持

11.1 器件支持

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 文档支持

11.2.1 相关文档

请参阅如下相关文档：

《TPS51200-EVM 用户指南》，[SLUU323](#)

11.3 接收文档更新通知

如需接收文档更新通知，请访问 [ti.com](#) 上的器件产品文件夹。单击右上角的通知我 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查阅已修订文档中包含的修订历史记录。

11.4 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商“按照原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

TI E2E™ 在线社区 **TI 的工程师对工程师 (E2E) 社区。**此社区的创建目的在于促进工程师之间的协作。在 [e2e.ti.com](#) 中，您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **TI 参考设计支持** 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

11.5 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.6 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

11.7 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此产品说明书的浏览器版本，请参阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS51200QDRCRQ1	ACTIVE	VSON	DRC	10	3000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 125	PSNQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS51200-Q1 :

- Catalog : [TPS51200](#)
- Enhanced Product : [TPS51200-EP](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Enhanced Product - Supports Defense, Aerospace and Medical Applications

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51200QDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51200QDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35.0

GENERIC PACKAGE VIEW


DRC 10


VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.





4218878/B 07/2018

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

EXAMPLE BOARD LAYOUT



DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018


NOTES: (continued)

- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司