


## TPS54622-EP 17V 输入、6A 输出同步降压转换开关

### 1 特性

- 集成 26mΩ 和 19mΩ 金属氧化物半导体场效应晶体管 (MOSFET)
- 分离电源轨：PVIN 上的电压为 1.6V 至 17V
- 200kHz 至 1.6MHz 开关频率
- 与外部时钟同步
- 过热条件下具有 0.6V ±1% 的电压基准
- 断续电流限制
- 单调启动至预偏置输出
- 可调节慢启动和电源排序
- 针对欠压和过压问题的电源正常输出监控
- 可调输入欠压锁定
- 与 TPS54620 引脚兼容
- 要查看 SWIFT™ 文档，请访问 <http://www.ti.com/swift>
- 使用 TPS54622-EP 并借助 WEBENCH® Power Designer 创建定制设计方案

### 2 应用

- 高密度分布式电源系统
- 高性能负载点稳压
- 宽带、网络及光纤通信基础设施
- 支持国防、航天和医疗应用
  - 受控基线
  - 同一组装和测试场所
  - 同一制造场所
  - 额定温度为 -55°C 至 125°C
  - 延长的产品生命周期
  - 延长的产品变更通知
  - 产品可追溯性



简化版原理图

### 3 说明

TPS54622-EP 器件采用热增强型 3.5mm × 3.5mm VQFN 封装，是一款功能齐全的 17V、6A 同步降压转换器；该器件具有高效率且集成了高侧和低侧 MOSFET，经过优化可实现小型设计。通过采用电流模式控制来减少元件数量，同时选择高开关频率来缩小电感器尺寸，从而进一步节省空间。


输出电压启动斜坡由 SS/TR 引脚控制，该引脚既支持独立电源运行，又支持跟踪模式。此外，正确配置使能与开漏电源良好引脚也可实现电源定序。

高侧 FET 的逐周期电流限制可在过载情况下保护器件，并通过低侧拉电流限制防止电流失控，增强限制效果。此外，还提供可关闭低侧 MOSFET 的低侧灌电流限制，防止反向电流过大。当过流持续时间超出预设时间时，将触发间断保护。当裸片温度超过热关断温度时，热断续保护功能将禁用该器件，并在内置热关断断续时间后重新启用该器件。

#### 器件信息

| 器件型号        | 封装 <sup>(1)</sup> | 封装尺寸 (标称值)      |
|-------------|-------------------|-----------------|
| TPS54622-EP | VQFN (14)         | 3.50mm × 3.50mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。



效率与负载电流间的关系



## Table of Contents

|   |           |  |           |
|---|-----------|--|-----------|
| <b>1 特性</b> .....                               | <b>1</b>  | 8.1 Application Information.....                 | <b>24</b> |
| <b>2 应用</b> .....                               | <b>1</b>  | 8.2 Typical Application.....                     | <b>24</b> |
| <b>3 说明</b> .....                               | <b>1</b>  | <b>9 Power Supply Recommendations</b> .....      | <b>33</b> |
| <b>4 Revision History</b> .....                 | <b>2</b>  | <b>10 Layout</b> .....                           | <b>33</b> |
| <b>5 Pin Configurations and Functions</b> ..... | <b>3</b>  | 10.1 Layout Guidelines.....                      | <b>33</b> |
| <b>6 Specifications</b> .....                   | <b>4</b>  | 10.2 Layout Examples.....                        | <b>34</b> |
| 6.1 Absolute Maximum Ratings .....              | <b>4</b>  | 10.3 Estimated Circuit Area.....                 | <b>35</b> |
| 6.2 ESD Ratings .....                           | <b>4</b>  | <b>11 Device and Documentation Support</b> ..... | <b>36</b> |
| 6.3 Recommended Operating Conditions .....      | <b>4</b>  | 11.1 Device Support.....                         | <b>36</b> |
| 6.4 Thermal Information .....                   | <b>5</b>  | 11.2 Documentation Support.....                  | <b>36</b> |
| 6.5 Electrical Characteristics .....            | <b>5</b>  | 11.3 接收文档更新通知.....                               | <b>36</b> |
| 6.6 Typical Characteristics.....                | <b>8</b>  | 11.4 支持资源.....                                   | <b>36</b> |
| <b>7 Detailed Description</b> .....             | <b>11</b> | 11.5 Trademarks.....                             | <b>36</b> |
| 7.1 Overview.....                               | <b>11</b> | 11.6 静电放电警告.....                                 | <b>36</b> |
| 7.2 Functional Block Diagram.....               | <b>12</b> | 11.7 术语表.....                                    | <b>36</b> |
| 7.3 Feature Description.....                    | <b>12</b> | <b>12 Mechanical, Packaging, and Orderable</b>   |           |
| 7.4 Device Functional Modes.....                | <b>20</b> | <b>Information</b> .....                         | <b>37</b> |
| <b>8 Application and Implementation</b> .....   | <b>24</b> |  |           |

## 4 Revision History

注：以前版本的页码可能与当前版本的页码不同

| DATE          | REVISION | NOTES            |
|---------------|----------|------------------|
| December 2020 | *        | Initial release. |

## 5 Pin Configurations and Functions




图 5-1. RHL Package 14-Pin VQFN With Exposed Thermal Pad Top View

表 5-1. Pin Functions

| PIN                 |        | I/O <sup>(1)</sup> | DESCRIPTION   |
|---------------------|--------|--------------------|---|
| NAME                | NO.    |                    |   |
| BOOT                | 13     | I                  | A bootstrap cap is required between BOOT and PH. The voltage on this cap carries the gate drive voltage for the high-side MOSFET.   |
| COMP                | 8      | O                  | Error amplifier output, and input to the output switch current comparator. Connect frequency compensation to this pin.  |
| EN                  | 10     | I                  | Enable pin. Float to enable. Adjust the input undervoltage lockout with two resistors.  |
| GND                 | 2, 3   | G                  | Return for control circuitry and low-side power MOSFET.   |
| PH                  | 11, 12 | O                  | The switch node.  |
| PVIN                | 4, 5   | P                  | Power input. Supplies the power switches of the power converter.  |
| PWRGD               | 14     | G                  | Power Good fault pin. Asserts low if output voltage is low due to thermal shutdown, dropout, over-voltage, EN shutdown or during slow start.  |
| RT/CLK              | 1      | I                  | Automatically selects between RT mode and CLK mode. An external timing resistor adjusts the switching frequency of the device; In CLK mode, the device synchronizes to an external clock.                                 |
| SS/TR               | 9      | O                  | Slow start and tracking. An external capacitor connected to this pin sets the internal voltage reference rise time. The voltage on this pin overrides the internal reference. It can be used for tracking and sequencing. |
| VIN                 | 6      | P                  | Supplies the control circuitry of the power converter.  |
| VSENSE              | 7      | I                  | Inverting input of the gm error amplifier.  |
| Exposed Thermal PAD | 15     | G                  | Thermal pad of the package and signal ground and it must be soldered down for proper operation.   |

(1) I = input, O = output, G = GND, P = Power

## 6 Specifications

### 6.1 Absolute Maximum Ratings

Over operating junction temperature range (unless otherwise noted)<sup>(1)</sup>

|                                       |                    | MIN   | MAX           | UNIT |
|---------------------------------------|--------------------|-------|---------------|------|
| Input Voltage                         | VIN                | - 0.3 | 20            | V    |
|                                       | PVIN               | - 0.3 | 20            |      |
|                                       | EN                 | - 0.3 | 6             |      |
|                                       | BOOT               | - 0.3 | 27            |      |
|                                       | VSENSE             | - 0.3 | 3             |      |
|                                       | COMP               | - 0.3 | 3             |      |
|                                       | PWRGD              | - 0.3 | 6             |      |
|                                       | SS/TR              | - 0.3 | 3             |      |
|                                       | RT/CLK             | - 0.3 | 6             |      |
| Output Voltage                        | BOOT-PH            | 0     | 7.5           | V    |
|                                       | PH                 | - 1   | 20            |      |
|                                       | PH 10-ns Transient | - 3   | 20            |      |
|                                       | PH 5-ns Transient  | - 4   | 20            |      |
| Vdiff (GND to exposed thermal pad)    |                    | - 0.2 | 0.2           | V    |
| Source Current                        | RT/CLK             |       | ±100          | μA   |
|                                       | PH                 |       | Current Limit | A    |
| Sink Current                          | PH                 |       | Current Limit | A    |
|                                       | PVIN               |       | Current Limit | A    |
|                                       | COMP               |       | ±200          | μA   |
|                                       | PWRGD              | - 0.1 | 5             | mA   |
| Operating Junction Temperature        |                    | - 55  | 150           | °C   |
| Storage Temperature, T <sub>stg</sub> |                    | - 65  | 150           | °C   |

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

|                    |                         |  | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| V <sub>(ESD)</sub> | Electrostatic discharge | Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>              | 2000  | V    |
|                    |                         | Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup> | 500   |      |

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.  
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 6.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

|  |      | MIN  | NOM | MAX | UNIT |
|--|------|------|-----|-----|------|
| Input voltage                                  | VIN  | 4.5  |     | 17  | V    |
| Power stage input voltage                      | PVIN | 1.6  |     | 17  | V    |
| Output current                                 |      | 0    |     | 6   | A    |
| Operating junction temperature, T <sub>J</sub> |      | - 55 |     | 150 | °C   |

## 6.4 Thermal Information

| THERMAL METRIC <sup>(1) (2)</sup> |   | TPS54622-EP | UNIT |
|-----------------------------------|---|-------------|------|
|                                   |   | RHL (VQFN)  |      |
|                                   |   | 14 PINS     |      |
| $R_{\theta JA}$                   | Junction-to-ambient thermal resistance                | 47.2        | °C/W |
| $R_{\theta JA}$                   | Junction-to-ambient thermal resistance <sup>(3)</sup> | 32          | °C/W |
| $R_{\theta JCTop}$                | Junction-to-case (top) thermal resistance             | 64.8        | °C/W |
| $R_{\theta JB}$                   | Junction-to-board thermal resistance                  | 14.4        | °C/W |
| $\psi_{JT}$                       | Junction-to-top characterization parameter            | 0.5         | °C/W |
| $\psi_{JB}$                       | Junction-to-board characterization parameter          | 14.7        | °C/W |
| $R_{\theta JCbot}$                | Junction-to-case (bottom) thermal resistance          | 3.2         | °C/W |

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).
- (2) Power rating at a specific ambient temperature  $T_A$  should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. Thermal management of the PCB should strive to keep the junction temperature at or below 150°C for best performance and long-term reliability. See the power dissipation estimate in the application section of this datasheet for more information.
- (3) Test Board Conditions:
  - 2.5 inches × 2.5 inches, 4 layers, thickness: 0.062 inch
  - 2 oz. copper traces located on the top of the PCB
  - 2 oz. copper ground planes on the 2 internal layers of and the bottom layer
  - 4 0.010 inch thermal vias located under the device package

## 6.5 Electrical Characteristics

$T_J = -55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{ V}$  to  $17\text{ V}$ ,  $P_{VIN} = 1.6\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

| PARAMETER                                    | TEST CONDITIONS   | MIN   | TYP  | MAX   | UNIT  |
|--|---|-------|------|-------|-------|
| <b>SUPPLY VOLTAGE (VIN AND PVIN PINS)</b>    |   |       |      |       |       |
| VIN internal UVLO threshold                  | VIN rising  |       | 4    | 4.5   | V     |
| VIN internal UVLO hysteresis                 |   |       | 150  |       | mV    |
| VIN shutdown supply Current                  | EN = 0 V  |       | 2    | 5     | μA    |
| VIN operating – non switching supply current | VSENSE = 810 mV   |       | 600  | 800   | μA    |
| <b>ENABLE AND UVLO (EN PIN)</b>              |   |       |      |       |       |
| Enable threshold                             | Rising  |       | 1.22 | 1.26  | V     |
| Enable threshold                             | Falling   | 1.1   | 1.18 |       |       |
| Input current                                | EN = 1.1 V  |       | 1.08 |       | μA    |
| Hysteresis current                           | EN = 1.3 V  |       | 3.2  |       | μA    |
| <b>VOLTAGE REFERENCE</b>                     |   |       |      |       |       |
| Voltage reference                            | $0\text{ A} \leq I_{OUT} \leq 6\text{ A}$   | 0.594 | 0.6  | 0.606 | V     |
| <b>MOSFET</b>                                |   |       |      |       |       |
| High-side switch resistance                  | BOOT-PH = 3 V   |       | 32   | 60    | mΩ    |
| High-side switch resistance <sup>(1)</sup>   | BOOT-PH = 6 V   |       | 26   | 40    | mΩ    |
| Low-side Switch Resistance <sup>(1)</sup>    | VIN = 12 V  |       | 19   | 30    | mΩ    |
| <b>ERROR AMPLIFIER</b>                       |   |       |      |       |       |
| Error amplifier Transconductance (gm)        | $-2\text{ }\mu\text{A} < I_{COMP} < 2\text{ }\mu\text{A}$ , $V_{(COMP)} = 1\text{ V}$ |       | 1300 |       | μMhos |
| Error amplifier dc gain                      | VSENSE = 0.6 V  | 1000  | 3100 |       | V/V   |
| Error amplifier source/sink                  | $V_{(COMP)} = 1\text{ V}$ , 100-mV input overdrive                                    |       | ±125 |       | μA    |
| Start switching threshold                    |   |       | 0.25 |       | V     |

## 6.5 Electrical Characteristics (continued)

$T_J = -55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{ V}$  to  $17\text{ V}$ ,  $P_{VIN} = 1.6\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

| PARAMETER          | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------|-----------------|-----|-----|-----|------|
| COMP to Iswitch gm |                 |     | 16  |     | A/V  |

## 6.5 Electrical Characteristics (continued)

$T_J = -55^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ ,  $V_{IN} = 4.5\text{ V}$  to  $17\text{ V}$ ,  $P_{VIN} = 1.6\text{ V}$  to  $17\text{ V}$  (unless otherwise noted)

| PARAMETER  | TEST CONDITIONS   | MIN  | TYP   | MAX  | UNIT               |
|--|---|------|-------|------|--------------------|
| <b>CURRENT LIMIT</b>                                       |   |      |       |      |                    |
| High-side switch current limit threshold                   |   | 8    | 11    | 14   | A                  |
| Low-side switch sourcing current limit                     |   | 6.5  | 10    | 15   | A                  |
| Low-side switch sinking current limit                      |   | 2    | 3     | 4    | A                  |
| Hiccup wait time   |   |      | 512   |      | Cycles             |
| Hiccup time before re-start                                |   |      | 16384 |      | Cycles             |
| <b>THERMAL SHUTDOWN</b>                                    |   |      |       |      |                    |
| Thermal shutdown <sup>(2)</sup>                            |   | 160  | 175   |      | $^{\circ}\text{C}$ |
| Thermal shutdown hysteresis <sup>(2)</sup>                 |   |      | 10    |      | $^{\circ}\text{C}$ |
| Thermal shutdown hiccup time <sup>(2)</sup>                |   |      | 16384 |      | Cycles             |
| <b>TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)</b>     |   |      |       |      |                    |
| Minimum switching frequency                                | $R_{rt} = 240\text{ k}\Omega$ (1%)  | 160  | 200   | 240  | kHz                |
| Switching frequency  | $R_{rt} = 100\text{ k}\Omega$ (1%)  | 400  | 480   | 560  | kHz                |
| Maximum switching frequency                                | $R_{rt} = 29\text{ k}\Omega$ (1%)   | 1500 | 1600  | 1900 | kHz                |
| Minimum pulse width  |   |      | 20    |      | ns                 |
| RT/CLK high threshold                                      |   |      |       | 2    | V                  |
| RT/CLK low threshold                                       |   | 0.7  |       |      | V                  |
| RT/CLK falling edge to PH rising edge delay                | Measure at 500 kHz with RT resistor in series                                     |      | 66    |      | ns                 |
| Switching frequency range (RT mode set point and CLK mode) |   | 200  |       | 1600 | kHz                |
| <b>PH (PH PIN)</b>   |   |      |       |      |                    |
| Minimum on-time  | Measured at 90% to 90% of $V_{IN}$ , $25^{\circ}\text{C}$ , $I_{PH} = 2\text{ A}$ |      | 100   | 145  | ns                 |
| <b>BOOT (BOOT PIN)</b>                                     |   |      |       |      |                    |
| BOOT-PH UVLO   |   |      | 2.3   | 3    | V                  |
| <b>SLOW START AND TRACKING (SS/TR PIN)</b>                 |   |      |       |      |                    |
| SS charge current  |   |      | 2.14  |      | $\mu\text{ A}$     |
| SS/TR to VSENSE matching                                   | $V_{(SS/TR)} = 0.4\text{ V}$  |      | 16    | 60   | mV                 |
| <b>POWER GOOD (PWRGD PIN)</b>                              |   |      |       |      |                    |
| VSENSE threshold   | VSENSE falling (Fault)  |      | 92    |      | % Vref             |
|  | VSENSE rising (Good)  |      | 94    |      | % Vref             |
|  | VSENSE rising (Fault)   |      | 111   |      | % Vref             |
|  | VSENSE falling (Good)   |      | 109   |      | % Vref             |
| Output high leakage  | $V_{SENSE} = V_{ref}$ , $V_{(PWRGD)} = 5.5\text{ V}$                              |      | 30    | 100  | nA                 |
| Output low sink current                                    | $V_{(PWRGD)} = 0.3\text{ V}$  | 2    |       |      | mA                 |
| Minimum $V_{IN}$ for valid output                          | $V_{(PWRGD)} < 0.5\text{ V}$ at $100\text{ }\mu\text{ A}$                         |      | 0.6   | 1    | V                  |
| Minimum SS/TR voltage for PWRGD                            |   |      |       | 1.4  | V                  |

(1) Measured at pins.

(2) Specified by design. Not production tested.

## 6.6 Typical Characteristics




图 6-1. High-Side  $R_{DS(on)}$  vs Temperature图 6-2. Low-Side  $R_{DS(on)}$  vs Temperature

图 6-3. Voltage Reference vs Temperature




图 6-4. Oscillator Frequency vs Temperature




图 6-5. Shutdown Quiescent Current vs Temperature




图 6-6. EN Pin Hysteresis Current vs Temperature



## 6.6 Typical Characteristics (continued)




图 6-7. EN Pin Pullup Current vs Temperature




图 6-8. EN Pin UVLO Threshold vs Temperature




图 6-9. Non-Switching Operating Quiescent Current vs Temperature




图 6-10. Slow Start Charge Current vs Temperature




图 6-11. (SS/TR - VSENSE) Offset vs Temperature




图 6-12. PWRGD Threshold vs Temperature

## 6.6 Typical Characteristics (continued)




图 6-13. High-Side Current Limit Threshold vs Temperature




图 6-14. Minimum Controllable On-Time vs Temperature




图 6-15. Minimum Controllable Duty Ratio vs Temperature




图 6-16. BOOT-PH UVLO Threshold vs Temperature




图 6-17. Overcurrent Threshold vs Input Voltage

## 7 Detailed Description

### 7.1 Overview

The TPS54622-EP device is a 17-V, 6-A, synchronous step-down (buck) converter with two integrated N-channel MOSFETs. To improve performance during line and load transients the device implements a constant frequency, peak current mode control which also simplifies external frequency compensation. The wide switching frequency of 200 kHz to 1600 kHz allows for efficiency and size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground on the RT/CLK pin. The device also has an internal phase lock loop (PLL) controlled by the RT/CLK pin that can be used to synchronize the switching cycle to the falling edge of an external system clock.

The device has been designed for safe monotonic start-up into prebiased loads. The default start-up is when VIN is typically 4 V. The EN pin has an internal pullup current source that can be used to adjust the input voltage undervoltage lockout (UVLO) with two external resistors. In addition, the EN pin can be floating for the device to operate with the internal pullup current. The total operating current for the device is approximately 600  $\mu$ A when not switching and under no load. When the device is disabled, the supply current is typically less than 2  $\mu$ A.

The integrated MOSFETs allow for high-efficiency power supply designs with continuous output currents up to 6 amperes. The MOSFETs have been sized to optimize efficiency for lower duty cycle applications.


The device reduces the external component count by integrating the boot recharge circuit. The bias voltage for the integrated high-side MOSFET is supplied by a capacitor between the BOOT and PH pins. The boot capacitor voltage is monitored by a BOOT to PH UVLO (BOOT-PH UVLO) circuit allowing PH pin to be pulled low to recharge the boot capacitor. The device can operate at 100% duty cycle as long as the boot capacitor voltage is higher than the preset BOOT-PH UVLO threshold which is typically 2.1 V. The output voltage can be stepped down to as low as the 0.6-V voltage reference (Vref).

The device has a power good comparator (PWRGD) with hysteresis which monitors the output voltage through the VSENSE pin. The PWRGD pin is an open-drain MOSFET which is pulled low when the VSENSE pin voltage is less than 92% or greater than 106% of the reference voltage Vref and asserts high when the VSENSE pin voltage is 94% to 104% of the Vref.

The SS/TR (slow start/tracking) pin is used to minimize inrush currents or provide power supply sequencing during power up. A small value capacitor or resistor divider should be coupled to the pin for slow start or critical power supply sequencing requirements.

The device is protected from output overvoltage, overload, and thermal fault conditions. The device minimizes excessive output overvoltage transients by taking advantage of the overvoltage circuit power good comparator. When the overvoltage comparator is activated, the high-side MOSFET is turned off and prevented from turning on until the VSENSE pin voltage is lower than 104% of the Vref. The device implements both high-side MOSFET overload protection and bidirectional low-side MOSFET overload protections which help control the inductor current and avoid current runaway. The device also shuts down if the junction temperature is higher than thermal shutdown trip point. The device is restarted under control of the slow start circuit automatically after the built-in thermal shutdown hiccup time.

## 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

## 7.3 Feature Description

### 7.3.1 Fixed-Frequency PWM Control

The device uses an adjustable fixed-frequency, peak current mode control. The output voltage is compared through external resistors on the VSENSE pin to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output is converted into a current reference which compares to the high-side power switch current. When the power switch current reaches current reference generated by the COMP voltage level the high-side power switch is turned off and the low-side power switch is turned on.

### 7.3.2 Continuous Current Mode Operation (CCM)

As a synchronous buck converter, the device normally works in continuous conduction mode (CCM) under all load conditions.

### 7.3.3 VIN and Power VIN Pins (VIN and PVIN)

The device allows for a variety of applications by using the VIN and PVIN pins together or separately. The VIN pin voltage supplies the internal control circuits of the device. The PVIN pin voltage provides the input voltage to the power converter system.

If tied together, the input voltage for VIN and PVIN can range from 4.5 V to 17 V. If using the VIN separately from PVIN, the VIN pin must be from 4.5 V to 17 V, and the PVIN pin can range from as low as 1.6 V to 17 V. A voltage divider connected to the EN pin can adjust the either input voltage UVLO appropriately. Adjusting the input voltage UVLO on the PVIN pin helps to provide consistent power-up behavior.

### 7.3.4 Voltage Reference

The voltage reference system produces a precise  $\pm 1\%$  voltage reference overtemperature by scaling the output of a temperature stable bandgap circuit.

### 7.3.5 Adjusting the Output Voltage

The output voltage is set with a resistor-divider from the output (VOUT) to the VSENSE pin. TI recommends using 1% tolerance or better divider resistors. Referring to the application schematic of [图 8-1](#), start with a 10 k $\Omega$  for R6 and use [方程式 1](#) to calculate R5. To improve efficiency at light loads, consider using larger value resistors. If the values are too high, the regulator is more susceptible to noise and voltage errors from the VSENSE input current and are noticeable.

$$R5 = \frac{V_o - V_{ref}}{V_{ref}} R6 \quad (1)$$

where

- $V_{ref} = 0.6 \text{ V}$

The minimum output voltage and maximum output voltage can be limited by the minimum on-time of the high-side MOSFET and bootstrap voltage (BOOT-PH voltage) respectively. More discussions are located in [Minimum Output Voltage](#) and [Bootstrap Voltage \(BOOT\) and Low Dropout Operation](#).

### 7.3.6 Safe Start-Up Into Prebiased Outputs

The device has been designed to prevent the low-side MOSFET from discharging a prebiased output. During monotonic prebiased startup, the low-side MOSFET is not allowed to sink current until the SS/TR pin voltage is higher than 1.4 V.

### 7.3.7 Error Amplifier

The device uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS/TR pin voltage or the internal 0.6-V voltage reference. The transconductance of the error amplifier is 1300  $\mu\text{A/V}$  during normal operation. The frequency compensation network is connected between the COMP pin and ground.

### 7.3.8 Slope Compensation

The device adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations. The available peak inductor current remains constant over the full duty cycle range.

### 7.3.9 Enable and Adjusting Undervoltage Lockout


The EN pin provides electrical on/off control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low I<sub>q</sub> state.

The EN pin has an internal pullup current source, allowing the user to float the EN pin for enabling the device. If an application requires controlling the EN pin, use open-drain or open collector output logic to interface with the pin.


The device implements internal UVLO circuitry on the VIN pin. The device is disabled when the VIN pin voltage falls below the internal VIN UVLO threshold. The internal VIN UVLO threshold has a hysteresis of 150 mV.

If an application requires either a higher UVLO threshold on the VIN pin or a secondary UVLO on the PVIN, in split rail applications, then the EN pin can be configured as shown in [图 7-1](#), [图 7-2](#), and [图 7-3](#). When using the external UVLO function, TI recommends setting the hysteresis to be greater than 500 mV.

The EN pin has a small pullup current I<sub>p</sub> which sets the default state of the pin to enable when no external components are connected. The pullup current is also used to control the voltage hysteresis for the UVLO function since it increases by I<sub>n</sub> once the EN pin crosses the enable threshold. The UVLO thresholds can be calculated using [Equation 2](#) and [Equation 3](#).




Copyright © 2016, Texas Instruments Incorporated

**图 7-1. Adjustable VIN Undervoltage Lockout**

Copyright © 2016, Texas Instruments Incorporated

**图 7-2. Adjustable PVIN Undervoltage Lockout, VIN ≥ 4.5 V**



Copyright © 2016, Texas Instruments Incorporated

**图 7-3. Adjustable VIN and PVIN Undervoltage Lockout**

$$R1 = \frac{V_{START} \left( \frac{V_{ENFALLING}}{V_{ENRISING}} \right) - V_{STOP}}{I_p \left( 1 - \frac{V_{ENFALLING}}{V_{ENRISING}} \right) + I_h} \quad (2)$$

$$R2 = \frac{R1 \times V_{ENFALLING}}{V_{STOP} - V_{ENFALLING} + R1(I_p + I_h)} \quad (3)$$

where

- $I_h = 3.4 \mu A$
- $I_p = 1.15 \mu A$
- $V_{ENRISING} = 1.21 V$
- $V_{ENFALLING} = 1.17 V$

### 7.3.10 Adjustable Switching Frequency and Synchronization (RT/CLK)

The RT/CLK pin can be used to set the switching frequency of the device in two modes.

In RT mode, a resistor (RT resistor) is connected between the RT/CLK pin and GND. The switching frequency of the device is adjustable from 200 kHz to 1600 kHz by placing a maximum of 240 kΩ and minimum of 29 kΩ respectively. In CLK mode, an external clock is connected directly to the RT/CLK pin. The device is synchronized to the external clock frequency with PLL.

The CLK mode overrides the RT mode. The device is able to detect the proper mode automatically and switch from the RT mode to CLK mode.

### 7.3.11 Slow Start (SS/TR)

The device uses the lower voltage of the internal voltage reference or the SS/TR pin voltage as the reference voltage and regulates the output accordingly. A capacitor on the SS/TR pin to ground implements a slow start time. The device has an internal pullup current source of 2.3 μA that charges the external slow-start capacitor. The calculations for the slow start time ( $t_{SS}$ , 10% to 90%) and slow-start capacitor ( $C_{SS}$ ) are shown in [Equation 4](#). The voltage reference ( $V_{ref}$ ) is 0.6 V and the slow start charge current ( $I_{SS}$ ) is 2.3 μA.

$$t_{SS} \text{ (ms)} = \frac{C_{SS} \text{ (nF)} \times V_{ref} \text{ (V)}}{I_{SS} \text{ (}\mu\text{A)}} \quad (4)$$

When the input UVLO is triggered, the EN pin is pulled below 1.21 V, or a thermal shutdown event occurs the device stops switching and enters low current operation. At the subsequent power up, when the shutdown condition is removed, the device does not start switching until it has discharged its SS/TR pin to ground ensuring proper soft start behavior.

### 7.3.12 Power Good (PWRGD)

The PWRGD pin is an open-drain output. Once the VSENSE pin is between 94% and 104% of the internal voltage reference the PWRGD pin pulldown is deasserted and the pin floats. TI recommends using a pullup resistor from the values of 10 kΩ to 100 kΩ to a voltage source that is 5.5 V or less. The PWRGD is in a defined state once the VIN input voltage is greater than 1 V but with reduced current sinking capability. The PWRGD achieves full current sinking capability once the VIN input voltage is above 4.5 V.

The PWRGD pin is pulled low when VSENSE is lower than 92% or greater than 106% of the nominal internal reference voltage. Also, the PWRGD is pulled low, if the input UVLO or thermal shutdown are asserted, the EN pin is pulled low or the SS/TR pin is below 1.4 V.

### 7.3.13 Output Overvoltage Protection (OVP)

The device incorporates an output overvoltage protection (OVP) circuit to minimize output voltage overshoot. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier demands maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state voltage. In some applications with small output capacitance, the power supply output voltage can respond faster than the error amplifier. This leads to the possibility of an output overshoot. The OVP feature minimizes the overshoot by comparing the VSENSE pin voltage to the OVP threshold. If the VSENSE pin voltage is greater than the OVP threshold the high-side MOSFET is turned off preventing current from flowing to the output and minimizing output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high-side MOSFET is allowed to turn on at the next clock cycle.

### 7.3.14 Overcurrent Protection

The device is protected from overcurrent conditions by cycle-by-cycle current limiting on both the high-side MOSFET and the low-side MOSFET.

#### 7.3.14.1 High-Side MOSFET Overcurrent Protection

The device implements current mode control which uses the COMP pin voltage to control the turnoff of the high-side MOSFET and the turnon of the low-side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and the current reference generated by the COMP pin voltage are compared, when the peak switch current intersects the current reference the high-side switch is turned off.

#### 7.3.14.2 Low-Side MOSFET Overcurrent Protection

While the low-side MOSFET is turned on its conduction current is monitored by the internal circuitry. During normal operation the low-side MOSFET sources current to the load. At the end of every clock cycle, the low-side MOSFET sourcing current is compared to the internally set low-side sourcing current limit. If the low-side sourcing current is exceeded the high-side MOSFET is not turned on and the low-side MOSFET stays on for the next cycle. The high-side MOSFET is turned on again when the low-side current is below the low-side sourcing current limit at the start of a cycle.

The low-side MOSFET may also sink current from the load. If the low-side sinking current limit is exceeded the low-side MOSFET is turned off immediately for the rest of that clock cycle. In this scenario both MOSFETs are off until the start of the next cycle.

Furthermore, if an output overload condition (as measured by the COMP pin voltage) has lasted for more than the hiccup wait time which is programmed for 512 switching cycles, the device will shut down itself and restart




after the hiccup time of 16384 cycles. The hiccup mode helps to reduce the device power dissipation under severe overcurrent conditions.

### 7.3.15 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 175°C typically. Once the junction temperature drops below 165°C typically, the internal thermal hiccup timer will start to count. The device reinitiates the power-up sequence after the built-in thermal shutdown hiccup time (16384 cycles) is over.

### 7.3.16 Small Signal Model for Loop Response

Figure 7-4 shows an equivalent model for the device control loop which can be modeled in a circuit simulation program to check frequency response and transient responses. The error amplifier is a transconductance amplifier with a  $g_m$  of 1300  $\mu\text{A/V}$ . The error amplifier can be modeled using an ideal voltage controlled current source. The resistor  $R_{\text{OUT(ea)}}$  (2.38 M $\Omega$ ) and capacitor  $C_{\text{OUT(ea)}}$  (20.7 pF) model the open loop gain and frequency response of the error amplifier. The 1-mV AC voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting a/c and c/b show the small signal responses of the power stage and frequency compensation respectively. Plotting a/b shows the small signal response of the overall loop. The dynamic loop response can be checked by replacing the  $R_L$  with a current source with the appropriate load step amplitude and step rate in a time domain analysis.




Copyright © 2016, Texas Instruments Incorporated

图 7-4. Small Signal Model for Loop Response

### 7.3.17 Simple Small Signal Model for Peak Current Mode Control

Figure 7-5 is a simple small signal model that can be used to understand how to design the frequency compensation. The device power stage can be approximated to a voltage controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control to output transfer function is shown in Equation 5 and consists of a DC gain, one dominant pole and one ESR zero. The quotient of the change in switch current and the change in COMP pin voltage (node c in Figure 7-4) is the power stage transconductance ( $g_{m_{ps}}$ ) which is 16 A/V for the device. The DC gain of the power stage is the product of  $g_{m_{ps}}$  and the load resistance  $R_L$  as shown in Equation 6 with resistive loads. As the load current increases, the DC gain decreases. This variation with load may seem problematic at first glance, but fortunately the dominant pole moves with load current (see Equation 7). The combined effect is highlighted by the dashed line in Figure 7-6. As the

load current decreases, the gain increases and the pole frequency lowers, keeping the 0-dB crossover frequency the same for the varying load conditions which makes it easier to design the frequency compensation.



Copyright © 2016, Texas Instruments Incorporated

图 7-5. Simplified Small Signal Model for Peak Current Mode Control




图 7-6. Simplified Frequency Response for Peak Current Mode Control

$$\frac{V_{OUT}}{V_C} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_z}\right)}{\left(1 + \frac{s}{2\pi \times f_p}\right)} \quad (5)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (6)$$

where

- $g_{m_{ps}}$  is the power stage gain (16 A/V).
- $R_L$  is the load resistance.

$$f_p = \frac{1}{C_O \times R_L \times 2\pi} \quad (7)$$

where

- $C_O$  is the output capacitance.
- $R_L$  is the load resistance.

$$f_z = \frac{1}{C_O \times R_{ESR} \times 2\pi} \quad (8)$$


where

- $C_O$  is the output capacitance.
- $R_{ESR}$  is the equivalent series resistance of the output capacitor.

### 7.3.18 Small Signal Model for Frequency Compensation

The device uses a transconductance amplifier for the error amplifier and readily supports two of the commonly used Type II compensation circuits and a Type III frequency compensation circuit, as shown in 图 7-7. In Type 2A, one additional high-frequency pole, C6, is added to attenuate high frequency noise. In Type III, one additional capacitor, C11, is added to provide a phase boost at the crossover frequency. See [Designing Type III Compensation for Current Mode Step-Down Converters](#) for a complete explanation of Type III compensation.

The design guidelines below are provided for advanced users who prefer to compensate using the general method. The following equations only apply to designs whose ESR zero is above the bandwidth of the control loop. This is usually true with ceramic output capacitors. See [Application and Implementation](#) for a step-by-step design procedure using higher ESR output capacitors with lower ESR zero frequencies.



Copyright © 2016, Texas Instruments Incorporated

**图 7-7. Types of Frequency Compensation**

The general design guidelines for device loop compensation are as follows:

1. Determine the crossover frequency,  $f_c$ . A good starting point is  $1/10^{\text{th}}$  of the switching frequency,  $f_{sw}$ .
2.  $R_4$  can be determined by:

$$R_4 = \frac{2\pi \times f_c \times V_{OUT} \times C_o}{g_{m_{ea}} \times V_{ref} \times g_{m_{ps}}} \quad (9)$$

where

- $g_{m_{ea}}$  is the GM amplifier gain ( $1300 \mu A/V$ ).
- $g_{m_{ps}}$  is the power stage gain ( $16 A/V$ ).
- $V_{ref}$  is the reference voltage ( $0.6 V$ ).

3. Place a compensation zero at the dominant pole:  $\left( f_p = \frac{1}{C_o \times R_L \times 2\pi} \right)$   
 $C_4$  can be determined by:

$$C_4 = \frac{R_L \times C_o}{R_4} \quad (10)$$

4.  $C_6$  is optional. It can be used to cancel the zero from the equivalent series resistance (ESR) of the output capacitor  $C_o$ .

$$C_6 = \frac{R_{ESR} \times C_o}{R_4} \quad (11)$$

5. Type III compensation can be implemented with the addition of one capacitor, C11. This allows for slightly higher loop bandwidths and higher phase margins. If used, C11 is calculated from Equation 12.

$$C11 = \frac{1}{(2 \cdot \pi \cdot R8 \cdot f_c)} \quad (12)$$

## 7.4 Device Functional Modes

### 7.4.1 Adjustable Switching Frequency (RT Mode)

To determine the RT resistance for a given switching frequency, use Equation 13 or the curve in Figure 7-8. To reduce the solution size one would set the switching frequency as high as possible, but tradeoffs of the supply efficiency and minimum controllable on-time should be considered.

$$R_{rt}(k\Omega) = 48000 \cdot F_{sw} (kHz)^{-0.997} - 2 \quad (13)$$




图 7-8. RT Set Resistor vs Switching Frequency

### 7.4.2 Synchronization (CLK Mode)

An internal phase locked loop (PLL) has been implemented to allow synchronization from 200 kHz to 1600 kHz, and to easily switch from RT mode to CLK mode.

To implement the synchronization feature, connect a square wave clock signal to the RT/CLK pin with a duty cycle from 20% to 80%. The clock signal amplitude must transition lower than 0.8 V and higher than 2 V. The start of the switching cycle is synchronized to the falling edge of RT/CLK pin.

In applications where both RT mode and CLK mode are needed, the device can be configured as shown in Figure 7-9. Before the external clock is present, the device works in RT mode and the switching frequency is set by RT resistor. When the external clock is present, the CLK mode overrides the RT mode. The first time the SYNC pin is pulled above the RT/CLK high threshold (2 V), the device switches from the RT mode to the CLK mode and the RT/CLK pin becomes high impedance as the PLL starts to lock onto the frequency of the external clock. TI does not recommended switching from the CLK mode back to the RT mode because the internal switching frequency drops to 100 kHz first before returning to the switching frequency set by RT resistor.




图 7-9. Works With Both RT Mode and CLK Mode

### 7.4.3 Bootstrap Voltage (BOOT) and Low Dropout Operation

The device has an integrated boot regulator, and requires a small ceramic capacitor between the BOOT and PH pins to provide the gate drive voltage for the high-side MOSFET. The boot capacitor is charged when the BOOT pin voltage is less than  $V_{IN}$  and BOOT-PH voltage is below regulation. The value of this ceramic capacitor should be between  $0.1 \mu F$  and  $1 \mu F$ . TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher because of the stable characteristics over temperature and voltage.

To improve drop out, the device is designed to operate at 100% duty cycle as long as the BOOT to PH pin voltage is greater than the BOOT-PH UVLO threshold which is typically 2.1 V. When the voltage between BOOT and PH drops below the BOOT-PH UVLO threshold, the high-side MOSFET is turned off and the low-side MOSFET is turned on allowing the boot capacitor to be recharged. In applications with split input voltage rails, 100% duty cycle operation can be achieved as long as  $(V_{IN} - P_{VIN}) > 4 V$ .

### 7.4.4 Sequencing (SS/TR)

Many of the common power supply sequencing methods can be implemented using the SS/TR, EN and PWRGD pins.

The sequential method is illustrated in 图 7-10 using two TPS54622-EP-EP devices. The power good of the first device is coupled to the EN pin of the second device which enables the second power supply once the primary supply reaches regulation.





图 7-10. Sequential Start-Up Sequence

图 7-11 shows the method implementing ratiometric sequencing by connecting the SS/TR pins of two devices together. The regulator outputs ramp up and reach regulation at the same time. When calculating the slow start time the pullup current source must be doubled in Equation 4.



Copyright © 2020, Texas Instruments Incorporated

**图 7-11. Ratiometric Start-Up Sequence**

Ratiometric and simultaneous power supply sequencing can be implemented by connecting the resistor network of R1 and R2 shown in 图 7-12 to the output of the power supply that needs to be tracked or another voltage reference source. Using Equation 14 and Equation 15, the tracking resistors can be calculated to initiate the Vout2 slightly before, after or at the same time as Vout1. Equation 16 is the voltage difference between Vout1 and Vout2.

To design a ratiometric start-up in which the Vout2 voltage is slightly greater than the Vout1 voltage when Vout2 reaches regulation, use a negative number in Equation 14 and Equation 15 for  $\Delta V$ . Equation 16 results in a positive number for applications where the Vout2 is slightly lower than Vout1 when Vout2 regulation is achieved.

The  $\Delta V$  variable is zero volt for simultaneous sequencing. To minimize the effect of the inherent SS/TR to VSENSE offset ( $V_{ssoffset}$ , 29 mV) in the slow start circuit and the offset created by the pullup current source ( $I_{ss}$ , 2.3  $\mu A$ ) and tracking resistors, the  $V_{ssoffset}$  and  $I_{ss}$  are included as variables in the equations.


To ensure proper operation of the device, the calculated R1 value from Equation 14 must be greater than the value calculated in Equation 17.

$$R1 = \frac{V_{out2} + \Delta V}{V_{ref}} \times \frac{V_{ssoffset}}{I_{ss}} \quad (14)$$

$$R2 = \frac{V_{ref} \times R1}{V_{out2} + \Delta V - V_{ref}} \quad (15)$$

$$\Delta V = V_{out1} - V_{out2} \quad (16)$$

$$R1 > 2800 \times V_{out1} - 180 \times \Delta V \quad (17)$$



Copyright © 2020, Texas Instruments Incorporated

图 7-12. Ratiometric and Simultaneous Start-Up Sequence

There are two final considerations when using a resistor divider to the SS/TR pin for simultaneous start-up. First, as described in [Power Good \(PWRGD\)](#), for the PWRGD output to be active the SS/TR voltage must be above 1.4 V. The external divider may prevent the SS/TR voltage from charging above the threshold. For the SS/TR pin to charge above the threshold, an external MOSFET may be needed to disconnect the resistor divider or modify the resistor divider ratio after start-up is complete. The PWRGD pin of the  $V_{OUT(1)}$  converter could be used to turn on or turn off the external MOSFET. Second, a pre-bias on  $V_{OUT(1)}$  may prevent  $V_{OUT(2)}$  from turning on. When the TPS54622-EP is enabled, an internal 700- $\Omega$  MOSFET at the SS/TR pin turns on to discharge the SS/TR voltage as described in [Slow Start \(SS/TR\)](#). The SS/TR pin voltage must discharge below 20 mV before the TPS54622-EP starts up. If the upper resistor at the SS/TR pin is too small, the SS/TR pin does not discharge below the threshold, and  $V_{OUT(2)}$  does not ramp up. The upper resistor in the SS/TR divider may need to be increased to allow the SS/TR pin to discharge below the threshold.

## 8 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.1 Application Information

The TPS54622-EP device is a highly integrated synchronous step-down DC-DC converter. This device is used to convert a higher DC input voltage to a lower DC output voltage with a maximum output current of 6 A.

### 8.2 Typical Application

The application schematic of [图 8-1](#) was developed to meet the requirements above. This circuit is available as the TPS54622-EP evaluation module. The design procedure is given in this section. For more information about Type II and Type III frequency compensation circuits, see [Designing Type III Compensation for Current Mode Step-Down Converters](#) and design calculator ([SLVC219](#)).




图 8-1. Typical Application Circuit

#### 8.2.1 Design Requirements

This example details the design of a high-frequency switching regulator design using ceramic output capacitors. A few parameters must be known to start the design process. These parameters are typically determined at the system level. For this example, begin with the known parameters listed in [表 8-1](#).

表 8-1. Design Parameters

| DESIGN PARAMETER                       | EXAMPLE VALUE             |
|--|---------------------------|
| Output voltage                         | 3.3 V                     |
| Output current                         | 6 A                       |
| Transient response 1-A load step       | $\Delta V_{OUT} = 5\%$    |
| Input voltage                          | 12 V nominal, 8 V to 17 V |
| Output voltage ripple                  | 33 mV p-p                 |
| Start input voltage (rising $V_{IN}$ ) | 6.528 V                   |
| Stop input voltage (falling $V_{IN}$ ) | 6.190 V                   |
| Switching frequency                    | 480 kHz                   |



## 8.2.2 Detailed Design Procedures

### 8.2.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS54622-EP device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 8.2.2.2 Operating Frequency

The first step is to decide on a switching frequency for the regulator. There is a trade off between higher and lower switching frequencies. Higher switching frequencies may produce smaller a solution size using lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. However, the higher switching frequency causes extra switching losses, which hurt the converter's efficiency and thermal performance. In this design, a moderate switching frequency of 480 kHz is selected to achieve both a small solution size and a high-efficiency operation.

### 8.2.2.3 Output Inductor Selection

To calculate the value of the output inductor, use [Equation 18](#).  $K_{IND}$  is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however,  $K_{IND}$  is normally from 0.1 to 0.3 for the majority of applications.

$$L1 = \frac{V_{inmax} - V_{out}}{I_o \cdot K_{IND}} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (18)$$

For this design example, use  $K_{IND} = 0.3$  and the inductor value is calculated to be 3.08  $\mu H$ . For this design, a nearest standard value was chosen: 3.3  $\mu H$ . For the output filter inductor, it is important that the RMS current and saturation current ratings not be exceeded. The RMS and peak inductor current can be found from [Equation 20](#) and [Equation 21](#).

$$I_{ripple} = \frac{V_{inmax} - V_{out}}{L1} \cdot \frac{V_{out}}{V_{inmax} \cdot f_{sw}} \quad (19)$$

$$I_{Lrms} = \sqrt{I_o^2 + \frac{1}{12} \cdot \left( \frac{V_o \cdot (V_{inmax} - V_o)}{V_{inmax} \cdot L1 \cdot f_{sw}} \right)^2} \quad (20)$$

$$I_{Lpeak} = I_{out} + \frac{I_{ripple}}{2} \quad (21)$$

For this design, the RMS inductor current is 6.02 A and the peak inductor current is 6.84 A. The chosen inductor is a Coilcraft MSS1048 series 3.3  $\mu\text{H}$ . It has a saturation current rating of 7.38 A and a RMS current rating of 7.22 A.

The current flowing through the inductor is the inductor ripple current plus the output current. During power-up, faults or transient load conditions, the inductor current can increase above the calculated peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the peak inductor current.

#### 8.2.2.4 Output Capacitor Selection

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the more stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current when the regulator can not. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator is also temporarily not able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as a transition from no load to full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. Equation 22 shows the minimum output capacitance necessary to accomplish this.

$$C_o > \frac{2 \cdot \Delta I_{\text{out}}}{f_{\text{sw}} \cdot \Delta V_{\text{out}}} \quad (22)$$

where

- $\Delta I_{\text{out}}$  is the change in output current.
- $f_{\text{sw}}$  is the regulators switching frequency.
- $\Delta V_{\text{out}}$  is the allowable change in the output voltage.

For this example, the transient load response is specified as a 5% change in  $V_{\text{out}}$  for a load step of 1 A. For this example,  $\Delta I_{\text{out}} = 3 \text{ A}$  and  $\Delta V_{\text{out}} = 0.05 \times 3.3 = 0.165 \text{ V}$ . Using these numbers gives a minimum capacitance of 75.8  $\mu\text{F}$ . This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation.

Equation 23 calculates the minimum output capacitance needed to meet the output voltage ripple specification. Where  $f_{\text{sw}}$  is the switching frequency,  $V_{\text{ripple}}$  is the maximum allowable output voltage ripple, and  $I_{\text{ripple}}$  is the inductor ripple current. In this case, the maximum output voltage ripple is 33 mV. Under this requirement, Equation 23 yields 13.2  $\mu\text{F}$ .

$$C_o > \frac{1}{8 \cdot f_{\text{sw}}} \cdot \frac{1}{\frac{V_{\text{ripple}}}{I_{\text{ripple}}}} \quad (23)$$

Equation 24 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 24 indicates the ESR should be less than 19.7 m $\Omega$ . In this case, the ESR of the ceramic capacitors is much smaller than 19.7 m $\Omega$ .

$$\text{Resr} < \frac{V_{\text{ripple}}}{I_{\text{ripple}}} \quad (24)$$

Additional capacitance deratings for aging, temperature and DC bias should be factored in which increases this minimum value. For this example, a 100- $\mu$ F, 6.3-V X5R ceramic capacitor with 3 m $\Omega$  of ESR is be used. Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the RMS (Root Mean Square) value of the maximum ripple current. Equation 25 can be used to calculate the RMS ripple current the output capacitor needs to support. For this application, Equation 25 yields 485 mA.

$$I_{corms} = \frac{V_{out} \cdot (V_{inmax} - V_{out})}{\sqrt{12} \cdot V_{inmax} \cdot L \cdot f_{sw}} \quad (25)$$

### 8.2.2.5 Input Capacitor Selection

The TPS54622-EP requires a high-quality ceramic, type X5R or X7R, input decoupling capacitor of at least 4.7  $\mu$ F of effective capacitance on the PVIN input voltage pins and 4.7  $\mu$ F on the Vin input voltage pin. In some applications, additional bulk capacitance may also be required for the PVIN input. The effective capacitance includes any DC bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the TPS54622-EP. The input ripple current can be calculated using Equation 26.

$$I_{cirms} = I_{out} \cdot \sqrt{\frac{V_{out}}{V_{inmin}} \cdot \frac{(V_{inmin} - V_{out})}{V_{inmin}}} \quad (26)$$

The value of a ceramic capacitor varies significantly over temperature and the amount of DC bias applied to the capacitor. The capacitance variations due to temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors because they have a high capacitance to volume ratio and are fairly stable over temperature. The output capacitor must also be selected with the DC bias taken into account. The capacitance value of a capacitor decreases as the DC bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 25 V voltage rating is required to support the maximum input voltage. For this example, one 10  $\mu$ F and one 4.7  $\mu$ F 25-V capacitors in parallel have been selected as the VIN and PVIN inputs are tied together so the TPS54622-EP may operate from a single supply. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated using Equation 27. Using the design example values,  $I_{outmax} = 6$  A,  $C_{in} = 14.7$   $\mu$ F,  $F_{sw} = 480$  kHz, yields an input voltage ripple of 213 mV and a RMS input ripple current of 2.95 A.

$$\Delta V_{in} = \frac{I_{outmax} \cdot 0.25}{C_{in} \cdot f_{sw}} \quad (27)$$

### 8.2.2.6 Slow-Start Capacitor Selection

The slow-start capacitor determines the minimum amount of time it takes for the output voltage to reach its nominal programmed value during power up. This is useful if a load requires a controlled voltage slew rate. This is also used if the output capacitance is very large and would require large amounts of current to quickly charge the capacitor to the output voltage level. The large currents necessary to charge the capacitor may make the TPS54622-EP reach the current limit or excessive current draw from the input power supply may cause the input voltage rail to sag. Limiting the output voltage slew rate solves both of these problems. The soft-start capacitor value can be calculated using Equation 28. For the example circuit, the soft-start time is not too critical since the output capacitor value is 100  $\mu$ F which does not require much current to charge to 3.3 V. The example circuit has the soft-start time set to an arbitrary value of 6 ms which requires a 22-nF capacitor. In TPS54622-EP,  $I_{ss}$  is 2.3  $\mu$ A and  $V_{ref}$  is 0.6 V.

$$C6(nF) = \frac{T_{ss}(ms) \cdot I_{ss}(\mu A)}{V_{ref}(V)} \quad (28)$$

### 8.2.2.7 Bootstrap Capacitor Selection

A 0.1-μF to 1-μF ceramic capacitor must be connected between the BOOT to PH pin for proper operation. TI recommends using a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10-V or higher voltage rating.

### 8.2.2.8 Undervoltage Lockout Setpoint

The undervoltage lockout (UVLO) can be adjusted using the external voltage divider network of R3 and R4. R3 is connected between VIN and the EN pin of the TPS54622-EP and R4 is connected between EN and GND. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brownouts when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 6.528 V (UVLO start or enable). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.19 V (UVLO stop or disable). [Equation 2](#) and [Equation 3](#) can be used to calculate the values for the upper and lower resistor values. For the stop voltages specified, the nearest standard resistor value for R3 is 35.7 kΩ and for R4 is 8.06 kΩ.

### 8.2.2.9 Output Voltage Feedback Resistor Selection

The resistor-divider network R5 and R6 is used to set the output voltage. For the example design, 10 kΩ was selected for R5. Using [Equation 29](#), R6 is calculated as 2.22 kΩ. The nearest standard 1% resistor is 2.21 kΩ.

$$R6 = \frac{R5 \cdot V_{ref}}{V_o - V_{ref}} \quad (29)$$

#### 8.2.2.9.1 Minimum Output Voltage

Due to the internal design of the TPS54622-EP, there is a minimum output voltage limit for any given input voltage. The output voltage can never be lower than the internal voltage reference of 0.6 V. Above 0.6 V, the output voltage may be limited by the minimum controllable on-time. The minimum output voltage in this case is given by [Equation 30](#):

$$V_{outmin} = O_{ntimemin} \cdot F_{smax} (V_{inmax} + I_{outmin} (R_{DS2min} - R_{DS1min})) - I_{outmin} (R_L + R_{DS2min}) \quad (30)$$

where

- $V_{outmin}$  = minimum achievable output voltage
- $O_{ntimemin}$  = minimum controllable on-time (135-ns maximum)
- $F_{smax}$  = maximum switching frequency including tolerance
- $V_{inmax}$  = maximum input voltage
- $I_{outmin}$  = minimum load current
- $R_{DS1min}$  = minimum high-side MOSFET ON-resistance (36-32-mΩ typical)
- $R_{DS2min}$  = minimum low-side MOSFET ON-resistance (19-mΩ typical)
- $R_L$  = series resistance of output inductor

#### 8.2.2.10 Compensation Component Selection

There are several industry techniques used to compensate DC-DC regulators. The method presented here is easy to calculate and yields high phase margins. For most conditions, the regulator has a phase margin from 60 to 90 degrees. The method presented here ignores the effects of the slope compensation that is internal to the TPS54622-EP. Since the slope compensation is ignored, the actual crossover frequency is usually lower than the crossover frequency used in the calculations.

First, the modulator pole,  $f_{pmod}$ , and the ESR zero,  $f_{zmod}$ , must be calculated using [Equation 31](#) and [Equation 32](#). For  $C_{out}$ , use a derated value of 75 μF. Use [Equation 33](#) and [Equation 34](#) to estimate a starting point for the closed loop crossover frequency,  $f_{co}$ . Then the required compensation components may be derived. For this design example,  $f_{pmod}$  is 3.86 kHz and  $f_{zmod}$  is 707.4 kHz. Equation 33 is the geometric mean of the modulator pole and the ESR zero and Equation 34 is the geometric mean of the modulator pole and one half the switching frequency. Use a frequency near the lower of these two values as the intended crossover frequency,  $f_{co}$ . In this case Equation 33 yields 52.2 kHz and Equation 34 yields 30.4 kHz. The lower value is 30.4 kHz. A slightly higher frequency of 30 kHz is chosen as the intended crossover frequency.

$$f_{pmod} = \frac{I_{out}}{2 \cdot \pi \cdot V_{out} \cdot C_{out}} \quad (31)$$

$$f_{zmod} = \frac{1}{2 \cdot \pi \cdot R_{ESR} \cdot C_{out}} \quad (32)$$

$$f_{co} = \sqrt{f_{pmod} \cdot f_{zmod}} \quad (33)$$

$$f_{co} = \sqrt{f_{pmod} \cdot \frac{f_{sw}}{2}} \quad (34)$$

Now the compensation components can be calculated. First calculate the value for  $R_2$  which sets the gain of the compensated network at the crossover frequency. Use [Equation 35](#) to determine the value of  $R_2$ .

$$R_4 = \frac{2\pi \cdot f_c \cdot V_{out} \cdot C_{out}}{g_{m_{ea}} \cdot V_{ref} \cdot g_{m_{ps}}} \quad (35)$$

Next calculate the value of  $C_3$ . Together with  $R_2$ ,  $C_3$  places a compensation zero at the modulator pole frequency. [Equation 36](#) to determine the value of  $C_3$ .

$$C_4 = \frac{V_{out} \cdot C_{out}}{I_{out} \cdot R_4} \quad (36)$$

Using Equation 35 and Equation 36 the standard values for  $R_4$  and  $C_4$  are 3.74 kΩ and 0.01 μF.

An additional high-frequency pole can be used if necessary by adding a capacitor in parallel with the series combination of R4 and C4. The pole frequency can be placed at the ESR zero frequency of the output capacitor as given by Equation 8. Use Equation 37 to calculate the required capacitor value for C5.

$$C5 = \frac{RESR \cdot C_{out}}{R4} \quad (37)$$

### 8.2.2.11 Fast Transient Considerations

In applications where fast transient responses are very important, Type III frequency compensation can be used instead of the traditional Type II frequency compensation.

For more information about Type II and Type III frequency compensation circuits, see [Designing Type III Compensation for Current Mode Step-Down Converters](#) and design calculator (SLVC219).

### 8.2.3 Application Curves




图 8-2. Load Transient




图 8-3. Start-Up With VIN




图 8-4. Start-Up With EN




图 8-5. Start-Up With PRE-BIAS




图 8-6. Output Voltage Ripple With No Load




图 8-7. Input Voltage Ripple With Full Load




图 8-8. Closed Loop Response




图 8-9. Line Regulation




图 8-10. Load Regulation




图 8-11. Tracking Performance




图 8-12. Efficiency vs Load Current




图 8-13. Thermal Image




图 8-14. Junction Temperature vs IC Power Dissipation




图 8-15. Maximum Ambient Temperature vs Load Current




图 8-16. Maximum Ambient Temperature vs IC Power Dissipation




图 8-17. Hiccup Mode Current Limit



## 9 Power Supply Recommendations

The TPS54622-EP is designed to operate from an input voltage supply range from 4.5 V to 17 V. This supply voltage must be well regulated. Power supplies must be well bypassed for proper electrical performance. This includes a minimum of one 4.7- $\mu$ F (after derating) ceramic capacitor, type X5R or better from PVIN to GND, and from VIN to GND. Additional local ceramic bypass capacitance may be required in systems with small input ripple specifications, in addition to bulk capacitance if the TPS54622-EP device is located more than a few inches away from its input power supply. In systems with an auxiliary power rail available, the power stage input, PVIN, and the analog power input, VIN, may operate from separate input supplies. See [Figure 10-1](#) for recommended bypass capacitor placement.

## 10 Layout

### 10.1 Layout Guidelines

- Layout is a critical portion of good power supply design. See [Figure 10-1](#) for a PCB layout example.
- The top layer contains the main power traces for VIN, VOUT, and VPHASE. Also on the top layer are connections for the remaining pins of the TPS54622-EP and a large top-side area filled with ground.
- Connect the top layer ground area to the internal ground layers using vias at the input bypass capacitor, the output filter capacitor, and directly under the TPS54622-EP device to provide a thermal path from the exposed thermal pad land to ground.
- Tie the GND pin directly to the power pad under the IC and the power pad.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance.
- To help eliminate these problems, the PVIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Care should be taken to minimize the loop area formed by the bypass capacitor connections, the PVIN pins, and the ground connections.
- The VIN pin must also be bypassed to ground using a low ESR ceramic capacitor with X5R or X7R dielectric.
- Make sure to connect this capacitor to the quiet analog ground trace rather than the power ground trace of the PVIN bypass capacitor.
- Since the PH connection is the switching node, the output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the PVIN input bypass capacitor.
- Try to minimize this conductor length while maintaining adequate width.
- The small signal components should be grounded to the analog ground path as shown.
- The RT/CLK pin is sensitive to noise so the RT resistor must be located as close as possible to the IC and routed with minimal lengths of trace.
- The additional external components can be placed approximately as shown.
- It may be possible to obtain acceptable performance with alternate PCB layouts, however, this layout has been shown to produce good results and is meant as a guideline.
- Land pattern and stencil information is provided in the data sheet addendum.
- The dimension and outline information is for the standard RHL (S-PVQFN-N14) package.
- There may be slight differences between the provided data and actual lead frame used on the TPS54622-EP RHL package.

## 10.2 Layout Examples




图 10-1. PCB Layout




图 10-2. Ultra-Small PCB Layout Using TPS54622-EP (PMP4854-2)

### 10.3 Estimated Circuit Area

The estimated printed-circuit-board area for the components used in the design of 图 8-1 is 0.58 in<sup>2</sup> (374 mm<sup>2</sup>). This area does not include test points or connectors.

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Support

For the Design Calculator, see [SLVC219](#).

#### 11.1.2 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS54622-EP device with the WEBENCH® Power Designer.

1. Start by entering the input voltage ( $V_{IN}$ ), output voltage ( $V_{OUT}$ ), and output current ( $I_{OUT}$ ) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at [www.ti.com/WEBENCH](http://www.ti.com/WEBENCH).

### 11.2 Documentation Support

#### 11.2.1 Related Documentation

For related documentation, see the following:

[Designing Type III Compensation for Current Mode Step-Down Converters](#)

### 11.3 接收文档更新通知

要接收文档更新通知，请导航至 [ti.com](http://ti.com) 上的器件产品文件夹。点击 [订阅更新](#) 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

### 11.4 支持资源

[TI E2E™ 支持论坛](#) 是工程师的重要参考资料，可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者“按原样”提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的《使用条款》。

### 11.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

WEBENCH® is a registered trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

### 11.6 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

### 11.7 术语表

#### TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| TPS54622RHLREP   | ACTIVE        | VQFN         | RHL                | 14   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -55 to 125   | 4622EP                  | <a href="#">Samples</a> |
| V62/20607-01XE   | ACTIVE        | VQFN         | RHL                | 14   | 3000           | RoHS & Green    | NIPDAU                               | Level-2-260C-1 YEAR  | -55 to 125   | 4622EP                  | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|----------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| TPS54622RHLREP | VQFN         | RHL             | 14   | 3000 | 330.0              | 12.4               | 3.75    | 3.75    | 1.15    | 8.0     | 12.0   | Q2            |



## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device         | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|----------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS54622RHLREP | VQFN         | RHL             | 14   | 3000 | 367.0       | 367.0      | 35.0        |

RHL (S-PVQFN-N14)

PLASTIC QUAD FLATPACK NO-LEAD



4205346-2/K 01/17

- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - This drawing is subject to change without notice.
  - QFN (Quad Flatpack No-Lead) Package configuration.
  - The package thermal pad must be soldered to the board for thermal and mechanical performance.
  - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

## 重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122  
Copyright © 2021 德州仪器半导体技术（上海）有限公司