

具有低 I_Q 的宽输入，60V，200mA 同步降压直流至直流 (DC-DC) 转换器

查询样品: **TPS54061-Q1**


特性

- 符合汽车应用要求
- 具有符合 **AEC-Q100** 的下列结果:
 - 器件温度 1 级: **-40°C 至 125°C** 的环境运行温度范围
 - 器件人体模型 (HBM) 静电放电 (ESD) 分类等级 **H2**
 - 器件充电器件模型 (CDM) ESD 分类等级 **C3B**
- 集成型高侧和低侧金属氧化物半导体场效应晶体管 (MOSFET)
- 针对轻负载效率的二极管仿真
- 峰值电流模式控制
- **90 μ A** 运行静态电流
- **1.4 μ A** 关断电源电流
- **50KHz 至 1.1MHz** 可调节开关频率
- 同步至外部时钟
- **0.8V \pm 1%** 电压基准
- 与陶瓷输出电容器或者低成本铝制电解电容器一起工作时保持稳定
- 逐周期电流限制、过热、过压保护 (OVP) 和频率折返保护
- 带散热垫的 **3mm x 3mm** 封装
- **-40°C 至 150°C** 运行结温

应用范围

- 低功耗待机或偏置电压电源
- 高压线性稳压器的高效替代产品

简化的电路原理图



说明

TPS54061-Q1 器件是一款 60V，200mA，同步降压 dc-dc 转换器，此转换器具有高侧和低侧 MOSFET。电流模式控制提供简单的外部补偿和灵活的组件选择。非开关电源电流为 90 μ A。使能引脚的使用将关断电流减少至 1.4 μ A。


为了增加轻负载效率，当电感器电流达到零值时，低侧 MOSFET 仿真一个二极管。

内部欠压闭锁设置值为 4.5V，但是在使能引脚上使用 2 个电阻器能够增加此设置值。内部缓启动时间控制输出电压启动斜升。

可调开关频率范围可实现效率和外部组件尺寸的优化。频率折返和热关断功能负责在过载情况下保护器件。

TPS54061-Q1 通过集成 MOSFET，引导再充电二极管，以及将集成电路 (IC) 封装尺寸大大减小为小型 3mm x 3mm 散热增强型超薄小外形尺寸无引线 (VSON) 封装来实现小型设计。

效率



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Table 1. ORDERING INFORMATION⁽¹⁾

T _J	PACKAGE	PART NUMBER
-40°C to 150°C	VSON-8 DRB	TPS54061QDRBRQ1


(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



PIN FUNCTIONS

PIN NAME	NUMBER	DESCRIPTION
BOOT	1	The device requires a bootstrap capacitor between BOOT and PH. If the voltage on this capacitor is below the minimum required by the output device, the output switches off until refreshing of the capacitor is complete.
COMP	6	Error amplifier output and input to the output switch current comparator. Connect frequency compensation components to this pin.
EN	3	Enable pin with internal pullup current source. Pull below 1.18 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors, see the Enable and Adjusting Undervoltage Lockout section.
GND	7	Ground
PH	8	The source of the internal high-side power MOSFET and drain of the internal low-side MOSFET
RT/CLK	4	Resistor timing and external clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. Pulling the pin above the PLL upper threshold causes a mode change, and the pin becomes a synchronization input. The change disables the internal amplifier, and the pin becomes a high-impedance clock input to the internal PLL. Stoppage of the clocking edges re-enables the internal amplifier, and the mode returns to a resistor frequency programming.
VIN	2	Input supply voltage, 4.7 V to 60 V
VSENSE	5	Inverting input of the transconductance (gm) error amplifier
Thermal pad	9	Connect the GND pin electrically to the exposed pad on the printed circuit board for proper operation.

FUNCTIONAL BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		VALUE		UNIT
		MIN	MAX	
Voltage	VIN	-0.3	62	V
	EN ⁽²⁾	-0.3	8	V
	BOOT-PH		8	V
	BOOT		70	V
	VSENSE	-0.3	6	V
	COMP	-0.3	3	V
	PH	-0.6	62	V
	PH, 10-ns transient	-2	62	V
	RT/CLK	-0.3	6	V
Current	VIN	Internally limited		A
	BOOT		100	mA
	PH	Internally limited		A
Electrostatic discharge	Human Body Model (HBM) QSS 009-105 (JESD22-A114A) and AEC-Q100 Classification Level H2		2	kV
	Charged Device Model (CDM) QSS 009-147 (JESD22-C101B.01) and AEC-Q100 500V Classification Level C3B		750	V
Operating junction temperature		-40	150	°C
Storage temperature		-65	150	°C

(1) The absolute maximum ratings specified in this section apply to all specifications of this document unless otherwise noted. These specifications will be interpreted as the conditions which may damage the device with a single occurrence.

(2) See [Enable and Adjusting Undervoltage Lockout](#) section

THERMAL INFORMATION

THERMAL METRIC ⁽¹⁾		TPS54061-Q1	UNIT
		VSON-8	
θ_{JA}	Junction-to-ambient thermal resistance	42.9	°C/W
θ_{JcTop}	Junction-to-case (top) thermal resistance	46	°C/W
θ_{JB}	Junction-to-board thermal resistance	18.1	°C/W
ψ_{JT}	Junction-to-top characterization parameter	0.5	°C/W
ψ_{JB}	Junction-to-board characterization parameter	18.3	°C/W
θ_{JcBot}	Junction-to-case (bottom) thermal resistance	3	°C/W

(1) 有关传统和新的热 度量的更多信息，请参阅 *IC 封装热量应用报告*，[SPRA953](#)。

ELECTRICAL CHARACTERISTICS⁽¹⁾

TEST CONDITIONS: $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 4.7$ To 60 V (unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Operating input voltage	V_{IN}	4.7		60	V
Shutdown supply current	$EN = 0\text{ V}$		1.4		μA
I_q Operating – Non switching	$V_{SENSE} = 0.9\text{ V}$, $V_{IN} = 12\text{ V}$		90	110	μA
ENABLE AND UVLO (EN PIN)					
Enable threshold	Rising		1.23	1.4	V
	Falling	1	1.18		V
Input current	Enable threshold 50 mV		-4.7		μA
	Enable threshold -50 mV		-1.2		μA
Hysteresis			-3.5		μA
Enable high to start switching time			450		μs
VIN					
V_{IN} start voltage	V_{IN} rising		4.5		V
VOLTAGE REFERENCE					
Voltage reference	$T_J = 25^{\circ}\text{C}$, $V_{IN} = 12\text{ V}$	0.792	0.8	0.808	V
	$1\text{ mA} < I_{OUT} < \text{Minimum current limit}$	0.784	0.8	0.816	
HIGH-SIDE MOSFET					
Switch resistance	$BOOT-PH = 5.7\text{ V}$		1.5	3.0	Ω
LOW-SIDE MOSFET					
Switch resistance	$V_{IN} = 12\text{ V}$		0.8	1.5	Ω
ERROR AMPLIFIER					
Input current	V_{SENSE} pin		20		nA
Error-amplifier gm	$-2\ \mu\text{A} < I_{(COMP)} < 2\ \mu\text{A}$, $V_{(COMP)} = 1\text{ V}$		108		μMhos
EA gm during slow start	$-2\ \mu\text{A} < I_{(COMP)} < 2\ \mu\text{A}$, $V_{(COMP)} = 1\text{ V}$, $V_{SENSE} = 0.4\text{ V}$		27		μMhos
Error amplifier dc gain	$V_{SENSE} = 0.8\text{ V}$		1000		V/V
Minimum unity-gain bandwidth			0.5		MHz
Error amplifier source and sink	$V_{(COMP)} = 1\text{ V}$, 100 mV overdrive		± 8		μA
Start-switching threshold			0.57		V
COMP to Iswitch gm			1.0		A/V
CURRENT LIMIT					
High-side sourcing current-limit threshold	$BOOT-PH = 5.7\text{ V}$	250	350	500	mA
Zero-cross detect current			-1.1		mA
THERMAL SHUTDOWN					
Thermal shutdown			176		C
RT/CLK					
Operating frequency using RT mode		50		1100	kHz
Switching frequency	$R_{(RT/CLK)} = 120\text{ k}\Omega$	425	472	520	kHz
Minimum CLK pulse duration			40		ns
RT/CLK voltage	$R_{(RT/CLK)} = 120\text{ k}\Omega$		0.53		V
RT/CLK high threshold				1.8	V
RT/CLK low threshold		0.5			V
RT/CLK falling-edge to PH rising-edge delay	Measure at 500 kHz with RT resistor		67		ns
PLL lock-in time	Measure at 500 kHz		100		μs

(1) The electrical ratings specified in this section apply to all specifications in this document unless otherwise noted. These specifications will be interpreted as conditions that will not degrade the device's parametric or functional specifications for the life of the product containing it.

ELECTRICAL CHARACTERISTICS⁽¹⁾ (continued)TEST CONDITIONS: $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 4.7$ To 60 V ((unless otherwise noted)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
PLL frequency range		300		1100	kHz
PH					
Minimum on-time	Measured at 50% to 50%, $I_{OUT} = 200\text{ mA}$		120		ns
Dead time	$V_{IN} = 12\text{ V}$, $I_{OUT} = 200\text{ mA}$, one transition		30		ns
BOOT					
BOOT-to-PH regulation voltage	$V_{IN} = 12\text{ V}$		6		V
BOOT-PH UVLO			2.9		V
INTERNAL SLOW START TIME					
Slow-start time	$f_{SW} = 472\text{ kHz}$, $R_T = 120\text{ k}\Omega$, 10% to 90%		2.36		ms

TYPICAL CHARACTERISTICS




Figure 1. High-Side $r_{DS(on)}$ versus Temperature




Figure 2. Low-Side $r_{DS(on)}$ versus Temperature




Figure 3. V_{REF} Voltage versus Temperature




Figure 4. Frequency versus V_{SENSE} Voltage




Figure 5. Frequency versus Temperature




Figure 6. Frequency versus R_T/CLK Resistance

TYPICAL CHARACTERISTICS (continued)




Figure 7. Error Amplifier Transconductance versus Temperature




Figure 8. Enable-Pin Voltage versus Temperature




Figure 9. Enable-Pin Hysteresis Current versus Temperature




Figure 10. Input Voltage (UVLO) versus Temperature




Figure 11. Enable-Pin Pullup Current versus Input Voltage




Figure 12. Shutdown Supply Current (VIN) versus Input Voltage

TYPICAL CHARACTERISTICS (continued)




Figure 13. Supply Current (VIN Pin) versus Input Voltage




Figure 14. Supply Current (VIN Pin) versus Input Voltage (0 V to VSTART), EN Pin Low




Figure 15. Supply Current (VIN pin) versus Input Voltage (0 V to VSTART), EN Pin Open




Figure 16. Slow-Start Time versus Temperature




Figure 17. Current Limit versus Input Voltage

OVERVIEW

The TPS54061-Q1 device is a 60 V, 200 mA, step-down (buck) regulator with integrated high-side and low-side n-channel MOSFETs. To improve performance during line and load transients, the device implements a constant-frequency, current-mode control which reduces output capacitance and simplifies external frequency-compensation design.

The switching frequency of 50 kHz to 1100 kHz allows for efficiency and size optimization when selecting the output filter components. Adjustment of the switching frequency is by use of a resistor to ground on the RT/CLK pin. The device has an internal phase-lock loop (PLL) on the RT/CLK pin that synchronizes the power-switch turnon to a falling edge of an external system clock.

The TPS54061-Q1 has a default start-up voltage of approximately 4.5 V. The EN pin has an internal pullup current source, a possible use of which is to adjust the input voltage undervoltage lockout (UVLO) threshold with two external resistors. In addition, the pullup current provides a default condition. When the EN pin is floating, the device operates. The operating current is 90 μ A when not switching and under no load. When the device is disabled, the supply current is 1.4 μ A.

The integrated 1.5- Ω high-side MOSFET and 0.8- Ω low-side MOSFET allow for high-efficiency power-supply designs capable of delivering 200 milliamperes of continuous current to a load.

The TPS54061-Q1 reduces the external component count by integrating the boot recharge diode. A capacitor between the BOOT and PH pins supplies the bias voltage for the integrated high-side MOSFET. The boot capacitor voltage is monitored by an UVLO circuit and will turn the high side MOSFET off when the boot voltage falls below a preset threshold. The TPS54061-Q1 can operate at high duty cycles because of the boot UVLO. The output voltage can be adjusted down to as low as the 0.8 V reference.

The TPS54061-Q1 has an internal output OV protection that disables the high side MOSFET if the output voltage is 109% of the nominal output voltage.

The TPS54061-Q1 reduces external component count by integrating the slow start time using a reference DAC system.

The TPS54061-Q1 resets the slow start times during overload conditions with an overload recovery circuit. The overload recovery circuit will slow start the output from the fault voltage to the nominal regulation voltage once a fault condition is removed. A frequency foldback circuit reduces the switching frequency during startup and overcurrent fault conditions to help control the inductor current.

DETAILED DESCRIPTION

Fixed Frequency PWM Control

The TPS54061-Q1 uses adjustable fixed frequency, peak current mode control. The output voltage is sensed through external resistors on the VSENSE pin and compared to an internal voltage reference by an error amplifier which drives the COMP pin. An internal oscillator initiates the turn on of the high side power switch. The error amplifier output is compared to the high side power switch current. When the power switch current reaches the level set by the COMP voltage, the power switch is turned off. The COMP pin voltage will increase and decrease as the output current increases and decreases. The device implements current limiting by clamping the COMP pin voltage to a maximum level.

Slope Compensation Output Current

The TPS54061-Q1 adds a compensating ramp to the switch current signal. This slope compensation prevents sub-harmonic oscillations.

Error Amplifier

The TPS54061-Q1 uses a transconductance amplifier for the error amplifier. The error amplifier compares the VSENSE voltage to the lower of the internal slow start voltage or the internal 0.8 V voltage reference. The transconductance (gm) of the error amplifier is 108 $\mu\text{A/V}$ during normal operation. During the slow start operation, the transconductance is a fraction of the normal operating gm. The frequency compensation components (capacitor, series resistor and capacitor) are added to the COMP pin to ground.

Voltage Reference

The voltage reference system produces a precise voltage reference over temperature by scaling the output of a temperature stable band-gap circuit

Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the VSENSE pin. It is recommended to use 1% tolerance or better divider resistors. Start with a 10k Ω for the R_{LS} resistor and use the [Equation 1](#) to calculate R_{HS} .

$$R_{HS} = R_{LS} \times \left(\frac{V_{OUT} - 0.8 \text{ V}}{0.8 \text{ V}} \right) \quad (1)$$

Enable and Adjusting Undervoltage Lockout

The TPS54061-Q1 is enabled when the VIN pin voltage rises above 4.5 V and the EN pin voltage exceeds the EN rising threshold of 1.23V. The EN pin has an internal pull-up current source, I1, of 1.2 μA that provides the default enabled condition when the EN pin floats.

If an application requires a higher input undervoltage lockout (UVLO) threshold, use the circuit shown in [Figure 18](#) to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.23 V, an additional 3.5 μA of hysteresis current, I_{hys}, is sourced out of the EN pin. When the EN pin is pulled below 1.18 V, the 3.5 μA I_{hys} current is removed. This additional current facilitates adjustable input voltage hysteresis. Use [Equation 2](#) to calculate R_{UVLO1} for the desired input start and stop voltages . Use [Equation 3](#) to similarly calculate R_{UVLO2} .

In applications designed to start at relatively low input voltages (e.g., from 4.7 V to 10 V) and withstand high input voltages (e.g., from 40 V to 60 V), the EN pin may experience a voltage greater than the absolute maximum voltage of 8 V during the high input voltage condition. It is recommended to use a zener diode to clamp the pin voltage below the absolute maximum rating.




Figure 18. Adjustable Undervoltage Lock Out

$$R_{UVLO1} = \frac{V_{START} \left(\frac{V_{ENAFALLING}}{V_{ENARISING}} \right) - V_{STOP}}{I1 \times \left(1 - \frac{V_{ENAFALLING}}{V_{ENARISING}} \right) + I_{HYS}} \quad (2)$$

$$R_{UVLO2} = \frac{R_{UVLO1} \times V_{ENAFALLING}}{V_{STOP} - V_{ENAFALLING} + R_{UVLO1} \times (I1 + I_{HYS})} \quad (3)$$

Internal Slow Start

The TPS54061-Q1 has an internal digital slow start that ramps the reference voltage from zero volts to its final value in 1114 switching cycles. The internal slow start time is calculated by the following expression:

$$t_{ss}(ms) = \frac{1114}{f_{SW}(kHz)} \quad (4)$$

If the EN pin is pulled below the stop threshold of 1.18 V, switching stops and the internal slow start resets. The slow start also resets in thermal shutdown.

Constant Switching Frequency and Timing Resistor (RT/CLK Pin)

The switching frequency of the TPS54061-Q1 is adjustable over a wide range from 50 kHz to 1100 kHz by varying the resistor on the RT/CLK pin. The RT/CLK pin voltage is typically 0.53 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use Equation 5. To reduce the solution size, one would typically set the switching frequency as high as possible, but tradeoffs of the supply efficiency, maximum input voltage and minimum controllable on time should be considered. The minimum controllable on time is typically 120ns and limits the operating frequency for high input voltages. The maximum switching frequency is also limited by the frequency shift circuit. More discussion on the details of the maximum switching frequency is located below.

$$R_T(k\Omega) = \frac{71657}{f_{SW}(kHz)^{1.039}} \quad (5)$$

Selecting the Switching Frequency

The TPS54061-Q1 implements current mode control which uses the COMP pin voltage to turn off the high side MOSFET on a cycle-by-cycle basis. Each cycle the switch current and COMP pin voltage are compared, when the peak switch current intersects the COMP voltage, the high side switch is turned off. During overcurrent conditions that pull the output voltage low, the error amplifier will respond by driving the COMP pin high, increasing the switch current. The error amplifier output is clamped internally, which functions as a switch current limit.

To enable higher switching frequency at high input voltages, the TPS54061-Q1 implements a frequency shift. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions. Since the device can only divide the switching frequency by 8, there is a maximum input voltage limit in which the device operates and still have frequency shift protection. During short-circuit events (particularly with high input voltage applications), the control loop has a finite minimum controllable on time and the output has a low voltage. During the switch on time, the inductor current ramps to the peak current limit because of the high input voltage and minimum on time. During the switch off time, the inductor would normally not have enough off time and output voltage for the inductor to ramp down by the ramp up amount. The frequency shift effectively increases the off time allowing the current to ramp down.

$$f_{SW}(\text{maxskip}) = \left(\frac{1}{t_{ON}} \right) \times \left(\frac{V_{OUT} + R_{LS} \times I_O + R_{DC} \times I_O}{V_{IN} - I_O \times R_{HS} + I_O \times R_{LS}} \right) \quad (6)$$

$$f_{SW}(\text{shift}) = \left(\frac{f_{div}}{t_{ON}} \right) \times \left(\frac{V_{OUTSC} + R_{LS} \times I_{CL} + R_{DC} \times I_{CL}}{V_{IN} - I_{CL} \times R_{HS} + I_{CL} \times R_{LS}} \right) \quad (7)$$

Where:

- I_O = Output current
- I_{CL} = Current Limit
- V_{IN} = Input Voltage
- V_{OUT} = Output Voltage
- V_{OUTSC} Output Voltage during short
- R_{DC} = Inductor resistance
- R_{HS} = High side MOSFET resistance
- R_{LS} = Low side MOSFET resistance
- t_{on} = Controllable on time
- fdiv = Frequency divide (equals 1, 2, 4, or 8)

Synchronization to RT/CLK Pin

The RT/CLK pin can be used to synchronize the regulator to an external system clock. To implement the synchronization feature connect a square wave to the RT/CLK pin through one of the circuit networks shown in [Figure 19](#). The square wave amplitude must extend lower than 0.5 V and higher than 1.8V on the RT/CLK pin and have high and low states greater than 40ns. The synchronization frequency range is 300 kHz to 1100 kHz. The rising edge of the PH will be synchronized to the falling edge of RT/CLK pin signal. The external synchronization circuit should be designed in such a way that the device will have the default frequency set resistor connected from the RT/CLK pin to ground should the synchronization signal turn off. It is recommended to use a frequency set resistor connected as shown in [Figure 19](#) through another resistor (e.g., 50Ω) to ground for clock signal that are not Hi-Z or tristate during the off state. The sum of the resistance should set the switching frequency close to the external CLK frequency. It is recommended to ac couple the synchronization signal through a 10pF ceramic capacitor to RT/CLK pin. The first time the CLK is pulled above the CLK threshold the device switches from the RT resistor frequency to PLL mode. The internal 0.5 V voltage source is removed and the CLK pin becomes high impedance as the PLL starts to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and lock onto the CLK frequency within 100 microseconds. When the device transitions from the PLL mode to the resistor mode, the switching frequency will reduce from the external CLK frequency to 150 kHz, then reapply the 0.5V voltage source and the resistor will then set the switching frequency. The switching frequency is divided by 8, 4, 2, and 1 as the voltage ramps from 0 to 0.8 volts on VSENSE pin. The device implements a digital frequency shift to enable synchronizing to an external clock during normal startup and fault conditions.




Figure 19. Synchronizing to a System Clock

Overvoltage Protection


The TPS54061-Q1 incorporates an output over-voltage transient protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients on power supply designs with low value output capacitance. For example, when the power supply output is overloaded the error amplifier compares the actual output voltage to the internal reference voltage. If the VSENSE pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier will respond by clamping the error amplifier output to a high voltage. Thus, requesting the maximum output current. Once the condition is removed, the regulator output rises and the error amplifier output transitions to the steady state duty cycle. In some applications, the power supply output voltage can respond faster than the error amplifier output can respond, this actuality leads to the possibility of an output overshoot.

The OVP feature minimizes the output overshoot when using a low value output capacitor by comparing the VSENSE pin voltage to OVP threshold which is 109% of the internal voltage reference. If the VSENSE pin voltage is greater than the OVP threshold, the high side MOSFET is disabled to minimize output overshoot. When the VSENSE voltage drops lower than the OVP threshold, the high side MOSFET resumes normal operation.

Thermal Shutdown

The device implements an internal thermal shutdown until the junction temperature exceeds 176°C. The thermal shutdown forces the device to stop switching until the junction temperature falls below the thermal trip threshold. Once the die temperature decreases below 176°C, the device reinitiates the power up sequence by restarting the internal slow start.

DESIGN GUIDE – STEP-BY-STEP DESIGN PROCEDURE No.1



* See [Enable and Adjusting Undervoltage Lockout](#) section

Figure 20. CCM Application Schematic

This example details the design of a continuous conduction mode (CCM) switching regulator design using ceramic output capacitors. If a low output current design is see design procedure Number 2. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we will start with the following known parameters:

Output Voltage	5.0V
Transient Response 50 to 150mA load step	$\Delta V_{OUT} = 4\%$
Maximum Output Current	200mA
Input Voltage	24 V nom. 8V to 60V
Output Voltage Ripple	0.5% of V_{OUT}
Start Input Voltage (rising VIN)	7.50V
Stop Input Voltage (falling VIN)	6.50V

Selecting the Switching Frequency

The first step is to decide on a switching frequency for the regulator. Typically, the user will want to choose the highest switching frequency possible since this will produce the smallest solution size. The high switching frequency allows for lower valued inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency is limited by the minimum on-time of the internal power switch, the maximum input voltage, the output voltage and the frequency shift limitation.

[Equation 6](#) and [Equation 7](#) must be used to find the maximum switching frequency for the regulator, choose the lower value of the two results. Switching frequencies higher than these values will result in pulse skipping or a lack of overcurrent protection during short circuit conditions. The typical minimum on time, $t_{on, min}$, is 120ns for the TPS54061-Q1. To ensure overcurrent runaway does not occur during short circuits in your design, use [Equation 7](#) to determine the maximum switching frequency. With a maximum input voltage of 60V, inductor resistance of 0.77 Ω , high side switch resistance of 3.0 Ω , low side switch resistance of 1.5 Ω , a current limit value of 350 mA and a short circuit output voltage of 0.1 V, the maximum switching frequency is 524 kHz and 1003 kHz in each case respectively. A switching frequency of 400 kHz is used. To determine the timing resistance for a given switching frequency, use [Equation 5](#). The switching frequency is set by resistor R_T shown in [Figure 20](#). R_T is calculated to be 142 k Ω . A standard value of 143 k Ω is used.

Output Inductor Selection (LO)

To calculate the minimum value of the output inductor, use [Equation 8](#). KIND is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current will be filtered by the output capacitor. Therefore, choosing high inductor ripple currents will impact the selection of the output capacitor since the output capacitor must have a ripple current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer; however, the following guidelines may be used. Typically it is recommended to use KIND values in the range of 0.2 to 0.4; however, for designs using low ESR output capacitors such as ceramics and low output currents, a KIND value as high as 1 may be used. In a wide input voltage regulator, it is best to choose an inductor ripple current on the larger side. This allows the inductor to still have a measurable ripple current with the input voltage at its minimum. For this design example, use KIND of 0.4 and the minimum inductor value is calculated to be 97 μH . For this design, a standard 100 μH value was chosen. It is important that the RMS current and saturation current ratings of the inductor not be exceeded. The RMS and peak inductor current can be found from [Equation 10](#) and [Equation 11](#).

For this design, the RMS inductor current is 200 mA and the peak inductor current is 239 mA. The chosen inductor is a Würth 74408943101. It has a saturation current rating of 680 mA and an RMS current rating of 520 mA. As the equation set demonstrates, lower ripple currents will reduce the output voltage ripple of the regulator but will require a larger value of inductance. Selecting higher ripple currents will increase the output voltage ripple of the regulator but allow for a lower inductance value. The current flowing through the inductor is the inductor ripple current plus the average output current. During power up, faults or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current can increase up to the switch current limit of the device. For this reason, the most conservative approach is to specify an inductor with a saturation current rating equal to or greater than the switch current limit rather than the calculated peak inductor current.

$$L_O \text{ min} \geq \frac{V_{IN \text{ max}} - V_{OUT}}{KIND \times I_O} \times \frac{V_{OUT}}{V_{IN \text{ max}} \times f_{sw}} \quad (8)$$

$$I_{RIPPLE} \geq \frac{V_{OUT} \times (V_{IN \text{ max}} - V_{OUT})}{V_{IN \text{ max}} \times L_O \times f_{sw}} \quad (9)$$

$$I_{L \text{ rms}} = \sqrt{I_O^2 + \frac{1}{12} \times \left(\frac{V_{OUT} \times (V_{IN \text{ max}} - V_{OUT})}{V_{IN \text{ max}} \times L_O \times f_{sw}} \right)^2} \quad (10)$$

$$I_{L \text{ peak}} = I_{OUT} + \frac{I_{RIPPLE}}{2} \quad (11)$$

Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor will determine the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance needs to be selected based on the most stringent of these three criteria. The desired response to a large change in the load current is the first criteria. The output capacitor needs to supply the load with current until the regulator increases the inductor current. This situation would occur if there are desired hold-up times for the regulator where the output capacitor must hold the output voltage above a certain level for a specified amount of time after the input power is removed. The regulator also will temporarily not be able to supply sufficient output current if there is a large, fast increase in the current needs of the load such as transitioning from no load to a full load. The regulator usually needs two or more clock cycles for the control loop to see the change in load current and output voltage and adjust the duty cycle to react to the change. The output capacitor must be sized to supply the extra current to the load until the control loop responds to the load change. The output capacitance must be large enough to supply the difference in current for 2 clock cycles while only allowing a tolerable amount of droop in the output voltage. [Equation 15](#) shows the minimum output capacitance necessary to accomplish this, where ΔI_{OUT} is the change in output current, f_{sw} is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage.

For this example, the transient load response is specified as a 4% change in V_{out} for a load step from 50 mA to 150 mA. For this example, $\Delta I_{OUT} = 0.150 - 0.05 = 0.10$ and $\Delta V_{OUT} = 0.04 \times 3.3 = 0.132$.

Using these values gives a minimum capacitance of 3.79 μF . This does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to ignore in this calculation. Aluminum electrolytic and tantalum capacitors have higher ESR that should be taken into account.

The low side FET of the regulator emulates a diode so it can not sink current so any stored energy in the inductor will produce an output voltage overshoot when the load current rapidly decreases, as in [Figure 28](#). The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high load current to a lower load current. The excess energy that gets stored in the output capacitor will increase the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. [Equation 14](#) is used to calculate the minimum capacitance input the output voltage overshoot to a desired value, where L_O is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, $V_{O+\Delta V_O}$ is the final peak output voltage, and V_i is the initial capacitor voltage. For this example, the worst case load step will be from 150 mA to 50 mA. The output voltage will increase during this load transition and must be limited to 4% of the output voltage to satisfy the design goal. This will make $V_{O+\Delta V_O} = 1.04 \times 3.3 = 3.432$ V. V_O is the initial capacitor voltage which is the nominal output voltage of 3.3 V. Using these numbers in [Equation 14](#) yields a minimum capacitance of 2.25 μF .

[Equation 13](#) calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, V_{RIPPLE} is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. [Equation 13](#) yields 1.48 μF . [Equation 16](#) calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. [Equation 16](#) indicates the ESR should be less than 0.160 Ω .

The most stringent criteria for the output capacitor is 3.79 μF of capacitance to maintain the output voltage regulation during an load transient.

Additional capacitance de-ratings for aging, temperature and dc bias will increase this minimum value. For this example, 10 μF , 10V X5R ceramic capacitor with 0.003 Ω of ESR in a 1206 package is used.

Capacitors generally have limits to the amount of ripple current they can handle without failing or producing excess heat. An output capacitor that can support the inductor ripple current must be specified. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current.

[Equation 12](#) can be used to calculate the RMS ripple current the output capacitor needs to support. For this example, [Equation 12](#) yields 10.23 mA.

$$I_{C_{O,rms}} = \frac{1}{\sqrt{12}} \times \left(\frac{V_{OUT} \times (V_{IN,max} - V_{OUT})}{V_{IN,max} \times L_O \times f_{SW}} \right) \quad (12)$$

$$C_{O1} \geq \frac{I_{RIPPLE}}{V_{RIPPLE}} \times \left(\frac{1}{8 \times f_{SW}} \right) \quad (13)$$

$$C_{O2} \geq L_O \times \frac{I_{OH}^2 - I_{OL}^2}{(V_{OUT} + \Delta V_{OUT})^2 - V_{OUT}^2} \quad (14)$$

$$C_{O3} \geq \frac{\Delta I_{OUT}}{\Delta V_{OUT}} \times \frac{2}{f_{SW}} \quad (15)$$

$$R_C \leq \frac{V_{RIPPLE}}{I_{RIPPLE}} \quad (16)$$

Input capacitor

The TPS54061-Q1 requires a high quality ceramic, type X5R or X7R, input decoupling capacitor of at least 1 μF of effective capacitance. The effective capacitance includes any deration for dc bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have an rms current rating greater than the maximum rms input current. The input rms current can be calculated using [Equation 17](#). The value of a ceramic capacitor varies significantly over temperature and the dc bias applied to the capacitor. The capacitance variations with temperature can be minimized by selecting a dielectric material that is stable over temperature. X5R and X7R ceramic dielectrics are usually selected for power regulator capacitors

because they have a high capacitance to volume ratio and are fairly stable over temperature. The effective value of a capacitor decreases as the dc bias across a capacitor increases. For this example design, a ceramic capacitor with at least a 60 V voltage rating is required to support the maximum input voltage. The input capacitance value determines the input ripple voltage of the regulator. The input voltage ripple can be calculated by rearranging [Equation 18](#).

Using the design example values, $I_{OUT} = 200$ mA, $C_{IN} = 2.2$ μ F, $f_{SW} = 400$ kHz, yields an input voltage ripple of 56.8 mV and an rms input ripple current of 98.5 mA.

$$I_{C_{IN}rms} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{INmin}} \times \frac{(V_{INmin} - V_{OUT})}{V_{INmin}}} \quad (17)$$

$$C_{IN} \geq \frac{I_o}{V_{INripple}} \times \left(\frac{0.25}{f_{SW}} \right) \quad (18)$$

Bootstrap Capacitor Selection

A 0.01- μ F ceramic capacitor must be connected between the BOOT and PH pins for proper operation. It is recommended to use a ceramic capacitor with X5R or better grade dielectric. The capacitor should have 10V or higher voltage rating.

Under Voltage Lock Out Set Point

The Under Voltage Lock Out (UVLO) can be adjusted using an external voltage divider on the EN pin of the TPS54061-Q1. The UVLO has two thresholds, one for power up when the input voltage is rising and one for power down or brown outs when the input voltage is falling. For the example design, the supply should turn on and start switching once the input voltage increases above 7.50 V (enabled). After the regulator starts switching, it should continue to do so until the input voltage falls below 6.50 V (UVLO stop). The programmable UVLO and enable voltages are set by connecting resistor divider between V_{in} and ground to the EN pin. [Equation 2](#) and [Equation 3](#) can be used to calculate the resistance values necessary. For example, a 196 k Ω resistor between V_{in} and EN and a 36.5 k Ω resistor between EN and ground are required to produce the 7.50 and 6.50 volt start and stop voltages. See the [Enable and Adjusting Undervoltage Lockout](#) section for additional considerations in high input voltage applications.

Output Voltage and Feedback Resistors Selection

For the example design, 10 k Ω was selected for R_{LS} . Using [Equation 1](#), R_{HS} is calculated as 31.46 k Ω . The nearest standard 1% resistor is 31.6 k Ω .

Closing the Loop

There are several methods used to compensate DC/DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Since the slope compensation is ignored, the actual cross over frequency will usually be lower than the cross over frequency used in the calculations. This method assume the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater the modulator pole.

To get started, the modulator pole, f_{pole} , and the ESR zero, f_{zero} must be calculated using [Equation 19](#) and [Equation 20](#). For C_{out} , use a derated value of 6.0 μ F. Use [Equation 21](#) and [Equation 22](#), to estimate a starting point for the crossover frequency, f_{co} , to design the compensation. For the example design, f_{pole} is 1015 Hz and f_{zero} is 5584 kHz.

[Equation 21](#) is the geometric mean of the modulator pole and the ESR zero and [Equation 22](#) is the mean of modulator pole and the switching frequency. [Equation 21](#) yields 119.2 kHz and [Equation 22](#) gives 17.9 kHz. Use a frequency near the lower value of [Equation 21](#) or [Equation 22](#) for an initial crossover frequency.

For this example, f_{co} of 17.9 kHz is used. Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

To determine the compensation resistor, R_{COMP} , use [Equation 23](#). Assume the power stage transconductance, g_{mps} , is 1.00 A/V. The output voltage, V_o , reference voltage, V_{REF} , and amplifier transconductance, g_{mea} , are 3.3 V, 0.8 V and 108 μ A/V, respectively.

R_{COMP} is calculated to be 25.9 k Ω , use the nearest standard value of 26.1 k Ω . Use Equation 24 to set the compensation zero equal to the modulator pole frequency. Equation 24 yields a 3790 pF for capacitor C_{COMP} and a 4700 pF is chosen. Use the larger value of Equation 25 and Equation 26 to calculate the C_{POLE} value, to set the compensation pole. Equation 26 yields 30.5 pF so the nearest standard of 33 pF is selected.

$$f_{pole}(\text{Hz}) = \frac{1}{\frac{V_{out}}{I_o} \times C_o \times 2 \times \pi} \quad (19)$$

$$f_{zero}(\text{Hz}) = \frac{1}{R_C \times C_O \times 2 \times \pi} \quad (20)$$

$$f_{co1}(\text{Hz}) = (f_{zero} \times f_{pole})^{0.5} \quad (21)$$

$$f_{co2}(\text{Hz}) = \left(\frac{f_{sw}}{2} \times f_{pole} \right)^{0.5} \quad (22)$$

$$R_{COMP} = \frac{2 \times \pi \times f_{CO} \times C_O}{g_{mps}} \times \frac{V_{OUT}}{V_{REF} \times g_{mea}} \quad (23)$$

$$C5 = \frac{1}{2 \times \pi \times R4 \times f_{POLE}} \quad (24)$$

$$C6 = \frac{R_C \times C_O}{R4} \quad (25)$$

$$C6 = \frac{1}{R4 \times f_{SW} \times \pi} \quad (26)$$

Characteristics




Figure 21. Efficiency vs Output Current




Figure 22. Efficiency vs Output Current




Figure 23. Efficiency vs Output Current




Figure 24. Efficiency vs Output Current




Figure 25. Gain vs Phase




Figure 26. Output Voltage vs Input Voltage

Characteristics (continued)




Figure 27. Output Voltage vs Output Current




Figure 28. Load Transient




Figure 29. Line Transient




Figure 30. Startup with ENA




Figure 31. Startup with V_{IN}




Figure 32. Input Ripple in DCM

Characteristics (continued)




Figure 33. Input Ripple in CCM




Figure 34. Input Ripple Skip




Figure 35. Output Ripple in DCM




Figure 36. Output Ripple in CCM




Figure 37. Output Ripple Skip

DESIGN GUIDE – STEP-BY-STEP PROCEDURE Number 2




Figure 38. DCM Application Schematic

It is most desirable to have a power supply that is efficient and has a fixed switching frequency at low output currents. A fixed frequency power supply will have a predictable output voltage ripple and noise. Using a traditional continuous conduction mode (CCM) design method to calculate the output inductor will yield a large inductance for a low output current supply. Using a CCM inductor will result in a large sized supply or will affect efficiency from the large dc resistance on the inductor. An alternative is to operate in discontinuous conduction mode (DCM). Use the procedure below to calculate the component values for designing a power supply operating in discontinuous conduction mode. The advantage of operating a power supply in DCM for low output current is the fixed switching frequency, lower output inductance, and lower dc resistance on the inductor. Use the frequency shift and skip equations to estimate the maximum switching frequency.

For Designing an Efficient, Low Output Current Power Supply at a Fixed Switching Frequency

This example details the design of a low output current, fixed switching regulator design using ceramic output capacitors. A few parameters must be known in order to start the design process. These parameters are typically determined at the system level. For this example, we will start with the following known parameters:

Output Voltage	5.0 V
Transient Response 37.5 to 75 mA load step	$\Delta V_{OUT} = 4\%$
Maximum Output Current	75 mA
Minimum Output Current	1 mA
Input Voltage	24 V nom. 8 V to 40 V
Output Voltage Ripple	1 % of V_{OUT}
Switching Frequency	50 kHz
Start Input Voltage (rising VIN)	8 V
Stop Input Voltage (falling VIN)	6.8 V

The TPS54061-Q1 is designed for applications which require a fixed operating frequency and low output voltage ripple at low output currents, thus, the TPS54061-Q1 does not have a pulse skip mode at light loads. Since the device has a minimum controllable on time, there is an output current at which the power supply will pulse skip. To ensure that the supply does not pulse skip at output current of the application the inductor value will be need to be selected greater than a minimum value. The minimum inductance needed to maintain a fixed switching frequency at the minimum load is calculated to be 227 μH using Equation 27. Since the equation is ideal and was derived without losses, assume the minimum controllable light load on time, $t_{onminll}$, is 180 ns. To maintain DCM operation the inductor value and output current need to stay below a maximum value. The maximum inductance is calculated to be 250 μH using Equation 28. A 744053221 inductor from Würth Elektronik is selected. If CCM operation is necessary, use the previous design procedure.

Use Equation 29, to make sure the minimum current limit on the high side power switch is not exceeded at the maximum output current. The peak current is calculated as 244 mA and is lower than the 350 mA current limit. To determine the rms current for the inductor and output capacitor, it is necessary to calculate the duty cycle. The duty cycle, D1, for a step down regulator in DCM is calculated in Equation 30. D1 is the portion of the switching cycle the high side power switch is on, and is calculated to be 0.1345. D2 is the portion of the switching cycle the low side power switch is on, and is calculated to be 0.5111.

Using the Equation 32 and Equation 33, the rms current of the inductor and output capacitor are calculated, to be 0.1078 A and 0.0774 A respectively. Select components that ratings exceed the calculated rms values. Calculate the output capacitance using the Equation 34 to Equation 36 and use the largest value, Vripple is the steady state voltage ripple and deltaV is voltage change during a transient. A minimum of 7.5 μF capacitance is calculated. Additional capacitance de-ratings for aging, temperature and dc bias should be factored in which increases this minimum value. For this example, a 22 μF 10 V X7R ceramic capacitor with 5mΩ ESR is used. To have a low output ripple power supply use a low esr capacitor. Use Equation 37 to estimate the maximum esr for the output capacitor. Equation 38 and Equation 39 estimate the rms current and capacitance for the input capacitor. An rms current of 38.7 mA and capacitance of 1.56 μF is calculated. A 2.2 μF 100V/X7R ceramic is used for this example.

$$L_{Omin} \geq \left(\frac{V_{INmax} - V_{OUT}}{V_{OUT}} \right) \times \left(\frac{V_{INmax}}{2} \right) \times \frac{t_{ONmin}^2}{I_{Omin}} \times f_{sw} \quad (27)$$

$$L_{Omax} \leq \left(\frac{V_{INmin} - V_{OUT}}{2} \right) \times \left(\frac{V_{OUT}}{V_{INmin}} \right) \times \frac{1}{f_{sw} \times I_O} \quad (28)$$

$$I_{Lpeak} = \left(\frac{2 \times V_{OUT} \times I_{Omax} \times (V_{INmax} - V_{OUT})}{V_{INmax} \times L_O \times f_{sw}} \right)^{0.5} \quad (29)$$

$$D1 = \left(\frac{2 \times V_{OUT} \times I_O \times L_O \times f_{sw}}{V_{IN} \times (V_{IN} - V_{OUT})} \right)^{0.5} \quad (30)$$

$$D2 = \left(\frac{V_{IN} - V_{OUT}}{V_{OUT}} \right) \times D1 \quad (31)$$

$$I_{Lrms} = I_{Lpeak} \times \left(\frac{D1 + D2}{3} \right)^{0.5} \quad (32)$$

$$I_{COrms} = I_{Lpeak} \times \left(\left(\frac{D1 + D2}{3} \right) - \left(\frac{D1 + D2}{4} \right)^2 \right)^{0.5} \quad (33)$$

$$C_{O1} \leq \frac{I_{Lpeak}}{V_{RIPPLE}} \times \left(\frac{D1 + D2}{8 \times f_{SW}} \right) \quad (34)$$

$$C_{O2} \geq L_O \times \frac{I_O^2 - 0^2}{(V_{OUT} + \Delta V)^2 - V_{OUT}^2} \quad (35)$$

$$C_{O3} \geq \frac{I_{OUT}}{\Delta V_{OUT}} \times \frac{1}{f_{co}} \quad (36)$$

$$R_C \leq \frac{V_{RIPPLE}}{I_{Lpeak}} \quad (37)$$

$$I_{CINrms} = I_{Lpeak} \times \left(\left(\frac{D1}{3} \right) - \left(\frac{D1}{4} \right)^2 \right)^{0.5} \quad (38)$$

$$C_{IN} \geq \frac{I_O}{V_{INRIPPLE}} \times \left(\frac{0.25}{f_{SW}} \right) \quad (39)$$

Closing the Feedback Loop

The method presented here is easy to calculate and includes the effect of the slope compensation that is internal to the TPS54061-Q1. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10 times greater than the modulator pole. Once the output components are determined, use the equations below to close the feedback loop. A current mode controlled power supply operating in DCM has a transfer function which includes an ESR zero and pole as shown in Equation 40. To calculate the current mode power stage gain, first calculate, K_{dcm} , the DCM gain, and F_m , the modulator gain, using Equation 41 and Equation 42. K_{dcm} and F_m are 32.4 and 0.475 respectively. The location of the pole and ESR zero are calculated using Equation 43 and Equation 44. The pole and zero are 491 Hz and 2.8 MHz, respectively. Use the lower value of Equation 45 and Equation 46 as a starting point for the crossover frequency. Equation 45 is the geometric mean of the power stage pole and the esr zero and Equation 46 is the mean of power stage pole and the switching frequency. The crossover frequency is chosen as 5 kHz from Equation 46.

To determine the compensation resistor, R_{COMP} , use Equation 47. Assume the power stage transconductance, g_{mps} , is 1.0 A/V. The output voltage, V_O , reference voltage, V_{REF} , and amplifier transconductance, g_{mea} , are 5.0 V, 0.8 V and 108 μ A/V, respectively. R_{COMP} is calculated to be 38.3 k Ω ; use the nearest standard value of 35.7 k Ω . Use Equation 48 to set the compensation zero to equal the modulator pole frequency. Equation 48 yields 290 nF for compensating capacitor C_{COMP} , and a 330 nF is used. Use the larger value of Equation 49 or Equation 50 to calculate the C_{POLE1} , which sets the compensation pole. Equation 50 yields 178 pF standard value of 220 pF is selected.

$$G_{dcm}(s) \approx F_m \times K_{dcm} \times \frac{1 + \frac{s}{2 \times \pi \times f_{ZERO}}}{1 + \frac{s}{2 \times \pi \times f_{POLE}}} \quad (40)$$

$$K_{dcm} = \frac{2}{D1} \times \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times \left(2 + \frac{R_{dc}}{\frac{V_{OUT}}{I_o}} \right) - V_{OUT}} \quad (41)$$

$$F_m = \frac{g_{mps}}{\left(\frac{V_{IN} - V_{OUT}}{L_o \times f_{sw}} \right) + 0.380} \quad (42)$$

$$f_{POLE}(\text{Hz}) = \frac{1}{\frac{V_{OUT}}{I_o} \times C_o \times 2 \times \pi} \times \left(\frac{2 - \frac{V_{OUT}}{V_{IN}}}{1 - \frac{V_{OUT}}{V_{IN}}} \right) \quad (43)$$

$$f_{ZERO}(\text{Hz}) = \frac{1}{R_c \times C_o \times 2 \times \pi} \quad (44)$$

$$f_{CO1}(\text{Hz}) = (f_{ZERO} \times f_{POLE})^{0.5} \quad (45)$$

$$f_{CO2}(\text{Hz}) = (f_{SW} \times f_{POLE})^{0.5} \quad (46)$$

$$R_{COMP} = \frac{f_{co}}{K_{dcm} \times F_m \times f_{POLE}} \times \frac{V_{OUT}}{V_{REF} \times g_{mea}} \quad (47)$$

$$C_{COMP} = \frac{1}{2 \times \pi \times R_{COMP} \times K_{dcm} \times F_m} \quad (48)$$

$$C_{POLE1} = \frac{R_c \times C_o}{R_{COMP}} \quad (49)$$

$$C_{POLE2} = \frac{1}{R_{COMP} \times f_{SW} \times \pi} \quad (50)$$

Characteristics




Figure 39. Efficiency vs Load Current




Figure 40. Efficiency vs Load Current




Figure 41. Efficiency vs Load Current




Figure 42. Efficiency vs Load Current




Figure 43. Frequency Response




Figure 44. Output Voltage Normalized vs Load Current

Characteristics (continued)




Figure 45. Output Voltage Normalized vs Input Voltage




Figure 46. Load Transient




Figure 47. Unload Transient




Figure 48. Startup With ENA




Figure 49. Startup With V_{IN}




Figure 50. Prebias Startup With ENA

Characteristics (continued)




Figure 51. Prebias Startup With V_{IN}




Figure 52. Input and Output Ripple in DCM




Figure 53. Input and Output Ripple in PSM

Layout

Layout is a critical portion of good power supply design. There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the GND pin. See [Figure 54](#) for a PCB layout example. Since the PH connection is the switching node and output inductor should be located close to the PH pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling. The RT/CLK pin is sensitive to noise, so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace. The additional external components can be placed approximately as shown. It may be possible to obtain acceptable performance with alternate PCB layouts; however, this layout has been shown to produce good results and is meant as a guideline.




Figure 54. PCB Layout Example

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54061QDRBRQ1	ACTIVE	SON	DRB	8	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	61Q1	Samples
TPS54061QDRBTQ1	ACTIVE	SON	DRB	8	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 150	61Q1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DRB 8

GENERIC PACKAGE VIEW

VSON - 1 mm max height


PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4203482/L


DRB0008B



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



4218876/A 12/2017

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
SCALE:20X



SOLDER MASK DETAILS

4218876/A 12/2017

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRB0008B

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
81% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218876/A 12/2017

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 均以“原样”提供技术性及其可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对TI 及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司