

🕳 Order

Now



TLV9042

ZHCSKX4-MARCH 2020

适用于成本敏感型应用的 TLV904x 微功耗、1.2V、RRIO、350kHz 运算放 大器

Technical

Documents

🧷 Tools 8

Software

- 1 特性
- 低静态电流: 10µA/通道
- 可在电源电压低至 1.2V 的情况下运行
- 可扩展 CMOS 放大器,适用于低成本 应用
- 轨至轨输入和输出
- 低输入失调电压: ±0.4mV
- 单位带宽增益积: 350kHz
- 高效的静态电流与噪声比: 82nV/√Hz
- 低输入偏置电流: 5pA
- 单位增益稳定
- 内置 RFI 和 EMI 滤波器
- 由于具有电阻式开环输出阻抗,因此可在更高的容 性负载下更轻松地实现稳定
- 工作温度范围: -40°C 至 125°C

2 应用

- 便携式电子产品
- 运动检测器 (PIR、uWave 等等)
- 可穿戴设备(非医用)
- 压力变送器
- 过程分析 (pH、气体、浓度、力和湿度)
- 电子销售点 (EPOS)
- 可穿戴健身和活动监测仪
- 耳麦/耳机和耳塞
- 个人电子产品
- 楼宇自动化
- 单电源、低侧、单向电流感应电路

3 说明

低功耗 TLV904x 系列包括单通道 (TLV9041)、双通道 (TLV9042) 和四通道 (TLV9044) 低压 (1.2V 至 5.5V) 运算放大器,具有轨至轨输入和输出摆幅功 能。这类运算放大器为需要低工作电压和高容性负载驱动的电源和空间受限型 应用 (如电池供电的物联网设备、可穿戴电子产品和个人电子产品)提供了具有成本 效益的解决方案。TLV904x 系列的容性负载驱动器具 有 70pF 的电容,而电阻式开环输出阻抗使其能够在更高的容性负载下更轻松地实现稳定。这类运算放大器专为低工作电压 (1.2V 至 5.5V)而设计,支持任何化学 电池完全放电。

TLV904x 系列的稳健设计可简化电路设计。这些运算 放大器具有单位增益稳定性,集成了 RFI 和 EMI 抑制 滤波器,并且在过驱情况下不会出现相位反转。

Support &

Community

22

TLV904x 器件具有关断模式(TLV9041S、TLV9042S 和 TLV9044S), 允许放大器切换至典型电流消耗低于 1μA 的待机模式。


针对所有通道型号(单通道、双通道和四通道)提供微型封装(如 X2QFN 和 WSON)以及业界通用的封装 (如 SOIC、MSOP、SOT-23 和 TSSOP 封装)。

器件信息⁽¹⁾

器件型号	封装	封装尺寸(标称值)		
	SOIC (8) ⁽²⁾	3.91mm × 4.90mm		
TLV9042	WSON (8) ⁽²⁾	2.00mm × 2.00mm		
1209042	VSSOP (8) ⁽²⁾	3.00mm × 3.00mm		
	TSSOP (8) ⁽²⁾	3.00mm × 4.40mm		
TLV9042S	X2QFN (10) ⁽²⁾	1.50mm × 2.00mm		

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

(2) 封装仅供预览。



Texas Instruments

www.ti.com.cn

目录

1	特性		1
2	应用		1
3	说明		1
4	修订	历史记录	2
5	Dev	ice Comparison Table	3
6	Pin	Configuration and Functions	3
7	Spe	cifications	5
	7.1	Absolute Maximum Ratings	5
	7.2	ESD Ratings	5
	7.3	Recommended Operating Conditions	5
	7.4	Thermal Information for Dual Channel	5
	7.5	Electrical Characteristics	6
8	Deta	ailed Description	
	8.1	Overview	
	8.2	Functional Block Diagram	8
	8.3	Feature Description	8
	8.4	Device Functional Modes	10

9	Appli	cation and Implementation1	1
	9.1	Application Information1	11
	9.2	Typical Application1	11
10	Powe	er Supply Recommendations 1	3
	10.1	Input and ESD Protection 1	13
11	Layo	ut 1	4
	11.1	Layout Guidelines 1	14
		Layout Example 1	
12	器件	和文档支持 1	5
	12.1	文档支持 1	
	12.2	接收文档更新通知 1	15
	12.3	支持资源1	15
	12.4	商标1	15
	12.5	静电放电警告1	15
	12.6	Glossary 1	15
13	机械、	、封装和可订购信息1	

4 修订历史记录 注: 之前版本的页码可能与当前版本有所不同。

日期	修订版本	说明
2020 年 3 月	*	初始发行版。



5 Device Comparison Table


DEVICE					PACKAGE LEADS								
	NO. OF CHANNELS	SC70 DCK ⁽¹⁾	SOIC D ⁽¹⁾	SOT-23 DBV ⁽¹⁾	SOT-23-8 DDF ⁽¹⁾	SOT-553 DRL ⁽¹⁾	TSSOP PW ⁽¹⁾	VSSOP DGK ⁽¹⁾	WQFN RTE ⁽¹⁾	WSON DSG ⁽¹⁾	X2QFN RUC ⁽¹⁾	X2SON DPW ⁽¹⁾	X2QFN RUG ⁽¹⁾
TLV9042 ⁽²⁾	2	—	8	—	8	—	8	8	—	8	—		Ι
TLV9042S ⁽²⁾	2	_		—	_	—	_		_	_	_	_	10

(1) Package is preview only.


(2) Device is preview only.

_....

6 Pin Configuration and Functions



TLV9042 DSG Package 8-Pin WSON With Exposed Thermal Pad Top View




Connect exposed thermal pad to V–. See *Packages With an Exposed Thermal Pad* section for more information.

Pin Functions: TLV9042

P	IN	I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
IN1–	2	I	Inverting input, channel 1
IN1+	3	I	Noninverting input, channel 1
IN2-	6	I	Inverting input, channel 2
IN2+	5	I	Noninverting input, channel 2
OUT1	1	0	Output, channel 1
OUT2	7	0	Output, channel 2
V–	4	I or —	Negative (low) supply or ground (for single-supply operation)
V+	8	I	Positive (high) supply



TLV9042S RUG Package 10-Pin X2QFN Top View



Pin Functions: TLV9042S

PI	N	1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
IN1-	9	Ι	Inverting input, channel 1
IN1+	10	Ι	Noninverting input, channel 1
IN2-	5	Ι	Inverting input, channel 2
IN2+	4	Ι	Noninverting input, channel 2
OUT1	8	0	Output, channel 1
OUT2	6	0	Output, channel 2
SHDN1	2	I	Shutdown – low = disabled, high = enabled, channel 1
SHDN2	3	I	Shutdown – low = disabled, high = enabled, channel 2
V–	1	I or —	Negative (low) supply or ground (for single-supply operation)
V+	7	I	Positive (high) supply



7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Supply voltage, V _S = (V+) – (V–)	0	6.0	V
Signal input pins	Common-mode voltage (2)	(V–) – 0.5	(V+) + 0.5	V
	Differential voltage ⁽²⁾		V _S + 0.2	V
	Current ⁽²⁾	-10	10	mA
Output short-circuit (3)		Continuo	us	
Operating ambient tempe	erature, T _A	-55	150 °C	
Junction temperature, T _J			150	°C
Storage temperature, T _{sto}	Storage temperature, T _{stg}		150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.

(3) Short-circuit to ground, one amplifier per package.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±4000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage, (V+) – (V–)	1.2	5.5	V
VI	Input voltage range	(V–)	(V+)	V
T _A	Specified temperature	-40	125	°C

7.4 Thermal Information for Dual Channel

				TL	V9042, TLV904	25			
т	HERMAL METRIC ⁽¹⁾	D ⁽²⁾ (SOIC)	DDF ⁽²⁾ (SOT-23-8)	DGK ⁽²⁾ (VSSOP)	DGS ⁽²⁾ (VSSOP)	DSG ⁽²⁾ (WSON)	PW ⁽²⁾ (TSSOP)	RUG ⁽²⁾ (X2QFN)	UNIT
		8 PINS	8 PINS	8 PINS	10 PINS	8 PINS	8 PINS	10 PINS	
R_{\thetaJA}	Junction-to-ambient thermal resistance	148.3	203.8	TBD	TBD	99.8	203.1	196.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	89.8	123.9	TBD	TBD	122.2	91.9	87.6	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	91.6	121.6	TBD	TBD	66.0	133.8	117.8	°C/W
τιΨ	Junction-to-top characterization parameter	38.6	21.7	TBD	TBD	13.8	23.7	3.4	°C/W
Ψјв	Junction-to-board characterization parameter	90.9	199.6	TBD	TBD	65.9	132.1	117.6	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	n/a	n/a	TBD	TBD	41.9	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

(2) This package option is preview for TLV9042.

7.5 Electrical Characteristics

For $V_S = (V_+) - (V_-) = 1.2 \text{ V}$ to 5.5 V (±0.6 V to ±2.75 V) at $T_A = 25^{\circ}$ C, $R_L = 100 \text{ k}\Omega$ connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

F	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	UNIT
OFFSET V	OLTAGE						
					±0.4	±3	
V _{OS}	Input offset voltage		$T_A = -40$ °C to 125°C			±3.5	mV
dV _{OS} /dT	Input offset voltage drift		T _A = −40°C to 125°C		±0.5		µV/°C
PSRR	Input offset voltage versus power supply	$V_{\rm S}$ = ±0.6 V to ±2.75 V , $V_{\rm CM}$ = V–			±10	±100	μV/V
	Channel separation	f = 10 kHz			±5.6		μV/V
	SCURRENT						
I _B	Input bias current				±5	±50	pА
los	Input offset current				±5	±30	рA
NOISE							
E _N	Input voltage noise	f = 0.1 to 10 Hz			6.6		μV_{PP}
	Input voltage noise	f = 100 Hz			92.6		_
e _N	density	f = 1 kHz			81.5		nV/√Hz
		f = 10 kHz			84.5		
N	Input current noise	f = 1 kHz			20		fA/√Hz
NPUT VO						T	
V _{CM}	Common-mode voltage range			(V–)		(V+)	V
		$(V-) V < V_{CM} < (V+) - 0.7 V, V_S = 1.2 V (PMOS Pair)$		79	88		
CMRR	Common-mode rejection ratio	(V–) V < V _{CM} < (V+) – 0.7 V, V _S = 5.5 V (PMOS Pair)	$T_A = -40^{\circ}C$ to 125°C	80	95		dB
		(V–) V < V _{CM} < (V+) V, V _S = 1.2 V (Full Range)			62		
		(V–) V < V _{CM} < (V+) V, V _S = 5.5 V (Full Range)		60	74		
NPUT CA	PACITANCE						
Z _{ID}	Differential				80 1.4		GΩ p
Z _{ICM}	Common-mode			1	00 0.5		GΩ ∥ p
OPEN-LOO	OP GAIN						
		$ \begin{array}{l} V_S = 1.2 \ V, \ (V-) + 0.2 \ V < V_O < (V+) - 0.2 \ V, \\ R_L = 10 \ k\Omega \ to \ V_S \ / \ 2 \end{array} $			95		
٨	Open-loop voltage	V_{S} = 5.5 V, (V–) + 0.2 V < V_{O} < (V+) – 0.2 V, R_{L} = 10 kΩ to V_{S} / 2	$T_A = -40^{\circ}C$ to		120		dB
A _{OL}	gain		125°C		95		uв
				110	130		
FREQUEN	CY RESPONSE						
GBW	Gain-bandwidth product	$R_L = 1 M\Omega$			350		KHz
SR	Slew rate	V _S = 5.5 V, G = +1, C _L = 50 pF			0.2		V/µs
		To 0.1%, $V_S = 5.5 V$, $V_{STEP} = 4 V$, $G = +1$, $C_L = 20$) pF		25		
	O attilizar tin	To 0.1%, $V_S = 5.5 V$, $V_{STEP} = 2 V$, $G = +1$, $C_L = 20$			22		
S	Settling time	To 0.01%, $V_S = 5.5 V$, $V_{STEP} = 4 V$, $G = +1$, $C_L = 2$			35		μS
		To 0.01%, $V_S = 5.5 V$, $V_{STEP} = 2 V$, $G = +1$, $C_L = 2$	20 pF		30		
	Phase margin	G = +1, R _L = 100 kΩ, C _L = 20 pF			55		0
	Overload recovery time	$V_{IN} \times gain > V_S$			20		μS
	Electro-magnetic						dB



Electrical Characteristics (continued)

For $V_S = (V_+) - (V_-) = 1.2$ V to 5.5 V (±0.6 V to ±2.75 V) at $T_A = 25^{\circ}$ C, $R_L = 100$ k Ω connected to $V_S / 2$, $V_{CM} = V_S / 2$, and $V_{OUT} = V_S / 2$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN TY	P MAX	UNIT		
			V _S = 1.2 V, R _L = 100 kΩ		1 1.32		
		Positive rail headroom	V_{S} = 5.5 V, R _L = 10 k Ω	2	0 30		
	Voltage output swing		V _S = 5.5 V, R _L = 100 kΩ		5 8		
	from rail		$V_{S} = 1.2 V, R_{L}$ = 100 kΩ	1.0	3 1.35	mV	
		Negative rail headroom	$V_{S} = 5.5 \text{ V}, \text{ R}_{L} = 10 \text{ k}\Omega$	2	0 30		
			V_{S} = 5.5 V, R _L = 100 k Ω		5 8		
I _{SC}	Short-circuit current	V _S = 5.5 V		±4	0	mA	
POWER	SUPPLY						
				1	0 13		
	Quiescent current per amplifier	$V_{S} = 5.5 V, I_{O} = 0 A$	$T_A = -40^{\circ}C$ to 125°C		15		
	Turn-on time	At T _A = 25°C, V _S = 5.5 V, V _S ramp rate > 0.3 V/µs		12	5	μs	
SHUTDO	OWN	l					
I _{QSD}	Quiescent current per amplifier	All amplifiers disabled, SHDN = V-		0.	3 1.5	μA	
Z _{SHDN}	Output impedance during shutdown	Amplifier disabled		43 11.	5	GΩ∥pF	
V _{IH}	Logic high threshold voltage (amplifier enabled)			(V–) + 1 V		V	
VIL	Logic low threshold voltage (amplifier disabled)				(V–) + 0.2 V	V	
	Amplifier enable time (full shutdown) (1) (2)	G = +1, V_{CM} = V-, V_{O} = 0.1 × V_{S} / 2		16	0		
t _{ON}	Amplifier enable time (partial shutdown) (1) (2)	G = +1, V_{CM} = V-, V_O = 0.1 × V_S / 2	12	0	μs		
t _{OFF}	Amplifier disable time	$V_{CM} = V_{-}, V_{O} = V_{S} / 2$		1	0	μs	
	SHDN pin input bias	(V+) ≥ <u>SHDN</u> ≥ (V–) + 1 V	10	0	pА		
	current (per pin)	(V–) ≤ <u>SHDN</u> ≤ (V–) + 0.2 V	5	50			

Disable time (t_{OFF}) and enable time (t_{ON}) are defined as the time interval between the 50% point of the signal applied to the SHDN pin and the point at which the output voltage reaches the 10% (disable) or 90% (enable) level.
 Full shutdown refers to the dual TLV9042S having both channels 1 and 2 disabled (SHDN1 = SHDN2 = V-) and the quad TLV9044S

(2) Full shutdown refers to the dual TLV9042S having both channels 1 and 2 disabled (SHDN1 = SHDN2 = V-) and the quad TLV9044S having all channels 1 to 4 disabled (SHDN12 = SHDN34 = V-). For partial shutdown, only one SHDN pin is exercised; in this mode, the internal biasing circuitry remains operational and the enable time is shorter.


8 Detailed Description

8.1 Overview

The TLV904x is a family of low-power, rail-to-rail input and output operational amplifiers specifically designed for battery powered applications. This family of amplifiers utilizes unique low voltage transistors that enable operation from 1.2 V to 5.5 V. These unity-gain stable amplifiers provide 350-kHz of GBW with an IQ of only 10 μ A. This makes them suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving \leq 10-k Ω loads connected to any point between V+ and ground. The input common-mode voltage range includes both rails, and allows the TLV904x series to be used in virtually any single-supply application. Rail-to-rail input and output swing significantly increases dynamic range, especially in low-supply applications, and makes these devices ideal for driving sampling analog-to-digital converters (ADCs).

The TLV904x features 350-kHz bandwidth and 0.25-V/ μ s slew rate with only 10- μ A supply current per channel, providing good AC performance at very low power consumption. DC applications are also well served with a best in class input noise voltage of 82 nV/ \sqrt{Hz} at 1 kHz, low input bias current (5 pA), and an input offset voltage of 0.4 mV (typical).

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Operating Voltage

The TLV904x series of operational amplifiers is fully specified and ensured for operation from 1.2 V to 5.5 V. In addition, many specifications apply from -40° C to 125° C. Parameters that vary significantly with operating voltages or temperature are provided in the typical characteristic section, which will be added at time of product release. Bypass power-supply pins with 0.01- μ F ceramic capacitors.

8.3.2 Rail-to-Rail Input

The input common-mode voltage range of the TLV904x series extends 200 mV beyond the supply rails. This performance is achieved with a complementary input stage: an N-channel input differential pair in parallel with a P-channel differential pair; see the *Functional Block Diagram*. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 0.7 V to 200 mV above the positive supply, and the P-channel pair is on for inputs from 200 mV below the negative supply to approximately (V+) – 0.7 V. There is a small transition



Feature Description (接下页)

region, typically (V+) - 0.6 V to (V+) - 0.8 V, in which both pairs are on. This 200-mV transition region can vary up to 200 mV with process variation. Thus, the transition region (both stages on) can range from (V+) - 1 V to (V+) - 0.8 V on the low end, up to (V+) - 0.4 V to (V+) - 0.6 V on the high end. Within this transition region, PSRR, CMRR, offset voltage, offset drift, and THD can be degraded compared to device operation outside this region.

8.3.3 Rail-to-Rail Output

Designed as a micro-power, low-noise operational amplifier, the TLV904x delivers a robust output drive capability. A class AB output stage with common-source transistors is used to achieve full rail-to-rail output swing capability. For resistive loads up to 1 k Ω , the output typically swings to within 20 mV of either supply rail regardless of the power-supply voltage applied. Different load conditions change the ability of the amplifier to swing close to the rails.

8.3.4 Common-Mode Rejection Ratio (CMRR)

The CMRR for the TLV904x is specified in several ways so the best match for a given application can be used; see the Electrical Characteristics table. First, the CMRR of the device in the common-mode range below the transition region [VCM < (V+) – 0.7 V] is given. This specification is the best indicator of the capability of the device when the application requires using one of the differential input pairs. Second, the CMRR over the entire common-mode range is specified at (VCM = 0 V to 5.5 V). This last value includes the variations measured through the transition region.

8.3.5 Capacitive Load and Stability

The TLV904x is designed to be used in applications where driving a capacitive load is required. As with all operational amplifiers, there may be specific instances where the TLV904x can become unstable. The particular operational amplifier circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether or not an amplifier is stable in operation. An operational amplifier in the unity-gain (1 V/V) buffer configuration that drives a capacitive load exhibits a greater tendency to be unstable than an amplifier operated at a higher noise gain. The capacitive load, in conjunction with the operational amplifier output resistance, creates a pole within the feedback loop that degrades the phase margin. The degradation of the phase margin increases when capacitive load up to approximately 70 pF. The equivalent series resistance (ESR) of some very large capacitors (C_L greater than 1 μ F) is sufficient to alter the phase characteristics in the feedback loop such that the amplifier remains stable. Increasing the amplifier closed-loop gain allows the amplifier to drive increasingly larger capacitance. This increased capability is evident when measuring the overshoot response of the amplifier at higher voltage gains.

One technique for increasing the capacitive load drive capability of the amplifier operating in a unity-gain configuration is to insert a small resistor (typically 10 Ω to 20 Ω) in series with the output, as shown in \mathbb{E} 1. This resistor significantly reduces the overshoot and ringing associated with large capacitive loads. One possible problem with this technique, however, is that a voltage divider is created with the added series resistor and any resistor connected in parallel with the capacitive load. The voltage divider introduces a gain error at the output that reduces the output swing.




图 1. Improving Capacitive Load Drive



Feature Description (接下页)

8.3.6 EMI Susceptibility and Input Filtering

Operational amplifiers vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the DC offset observed at the amplifier output can shift from its nominal value when EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. Although all operational amplifier pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The TLV904x operational amplifier family incorporates an internal input low-pass filter that reduces the amplifiers response to EMI. Both common-mode and differential mode filtering are provided by this filter. The filter is designed for a cutoff frequency of approximately 80 MHz (–3 dB), with a roll-off of 20 dB per decade.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows operational amplifiers to be directly compared by the EMI immunity.

Detailed information can also be found in application report, *EMI rejection ratio of operational amplifiers* SBOA128, available for download from www.ti.com.

8.3.7 Packages With an Exposed Thermal Pad

The TLV904x family is available in packages such as the WSON-8 (DSG) and WQFN-16 (RTE) which feature an exposed thermal pad. Inside the package, the die is attached to this thermal pad using an electrically conductive compound. For this reason, when using a package with an exposed thermal pad, the thermal pad must either be connected to V- or left floating. Attaching the thermal pad to a potential other then V- is not allowed, and the performance of the device is not assured when doing so.

8.4 Device Functional Modes

The TLV904x family has a single functional mode. These devices are powered on as long as the power-supply voltage is between 1.2 V (\pm 0.6 V) and 5.5 V (\pm 2.75 V).



9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TLV904x family of low-power, rail-to-rail input and output operational amplifiers is specifically designed for portable applications. The devices operate from 1.2 V to 5.5 V, are unity-gain stable, and are suitable for a wide range of general-purpose applications. The class AB output stage is capable of driving less than or equal to $10-k\Omega$ loads connected to any point between V+ and V–. The input common-mode voltage range includes both rails, and allows the TLV904x devices to be used in any single-supply application.

9.2 Typical Application

9.2.1 TLV904x Low-Side, Current Sensing Application




图 2. TLV904x in a Low-Side, Current-Sensing Application

TEXAS INSTRUMENTS

www.ti.com.cn

(1)

Typical Application (接下页)

9.2.1.1 Design Requirements

The design requirements for this design are:

- Load current: 0 A to 1 A
- Output voltage: 4.9 V
- Maximum shunt voltage: 100 mV

9.2.1.2 Detailed Design Procedure

The transfer function of the circuit in $\[\] 2$ is given in $\[\] \Delta \] 1$.

$$V_{OUT} = I_{LOAD} \times R_{SHUNT} \times Gain$$

The load current (I_{LOAD}) produces a voltage drop across the shunt resistor (R_{SHUNT}). The load current is set from 0 A to 1 A. To keep the shunt voltage below 100 mV at maximum load current, the largest shunt resistor is shown using Δt 2.

$$R_{SHUNT} = \frac{V_{SHUNT} MAX}{I_{LOAD} MAX} = \frac{100 \text{mV}}{1\text{A}} = 100 \text{m}\Omega$$
⁽²⁾

Using $\Delta \vec{x}$ 2, R_{SHUNT} is calculated to be 100 m Ω . The voltage drop produced by I_{LOAD} and R_{SHUNT} is amplified by the TLV904x to produce an output voltage of approximately 0 V to 4.9 V. The gain needed by the TLV904x to produce the necessary output voltage is calculated using $\Delta \vec{x}$ 3.

$$Gain = \frac{\left(V_{OUT_MAX} - V_{OUT_MIN}\right)}{\left(V_{IN_MAX} - V_{IN_MIN}\right)}$$
(3)

Using $\Delta \pm 3$, the required gain is calculated to be 49 V/V, which is set with resistors R_F and R_G. $\Delta \pm 4$ sizes the resistors R_F and R_G, to set the gain of the TLV904x to 49 V/V.

$$Gain = 1 + \frac{(R_F)}{(R_G)}$$
(4)

Selecting R_F as 57.6 k Ω and R_G as 1.2 k Ω provides a combination that equals 49 V/V. 3 shows the measured transfer function of the circuit shown in 2. Notice that the gain is only a function of the feedback and gain resistors. This gain is adjusted by varying the ratio of the resistors and the actual resistors values are determined by the impedance levels that the designer wants to establish. The impedance level determines the current drain, the effect that stray capacitance has, and a few other behaviors. There is no optimal impedance selection that works for every system, you must choose an impedance that is ideal for your system parameters.

9.2.1.3 Application Curve




图 3. Low-Side, Current-Sense Transfer Function



10 Power Supply Recommendations

The TLV904x family is specified for operation from 1.2 V to 5.5 V (\pm 0.6 V to \pm 2.75 V); many specifications apply from –40°C to 125°C. The *Electrical Characteristics* section presents parameters that may exhibit significant variance with regard to operating voltage or temperature.

CAUTION

Supply voltages larger than 6 V may permanently damage the device; see the Absolute Maximum Ratings table.

Place 0.1-µF bypass capacitors close to the power-supply pins to reduce coupling errors from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

10.1 Input and ESD Protection

The TLV904x family incorporates internal ESD protection circuits on all pins. For input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA. 🕅 4 shows how a series input resistor can be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and the value must be kept to a minimum in noise-sensitive applications.




图 4. Input Current Protection

11 Layout

11.1 Layout Guidelines

For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Noise can propagate into analog circuitry through the power connections of the board and propagate to the power pins of the op amp itself. Bypass capacitors are used to reduce the coupled noise by providing a low-impedance path to ground.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is adequate for singlesupply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces electromagnetic interference (EMI) noise pickup. Take care to physically separate digital and analog grounds, paying attention to the flow of the ground current.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace at a 90 degree angle is much better as opposed to running the traces in parallel with the noisy trace.
- Place the external components as close to the device as possible, as shown in 图 6. Keeping R_F and R_G close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring may significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit can experience performance shifts resulting from moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low-temperature, post-cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

11.2 Layout Example




图 5. Schematic Representation for 图 6




图 6. Layout Example



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

- 《运算放大器的 EMI 抑制比》
- 《QFN/SON PCB 连接》
- 《四方扁平封装无引线逻辑封装》

12.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 支持资源

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更, 恕不另行通知, 且 不会对此文档进行修订。如需获取此数据表的浏览器版本, 请查阅左侧的导航栏。

重要声明和免责声明

Ⅱ 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任:(1)针对您的应用选择合适的TI产品;(2)设计、 验证并测试您的应用;(3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用 所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权 许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI所提供产品均受TI的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司



9-Mar-2021

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		QLy	(2)	(6)	(3)		(4/5)	
TLV9042IDDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	T042	Samples
TLV9042IDGKR	PREVIEW	VSSOP	DGK	8	2500	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		
TLV9042IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9042D	Samples
TLV9042IDSGR	ACTIVE	WSON	DSG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T42G	Samples
TLV9042IPWR	ACTIVE	TSSOP	PW	8	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	T9042P	Samples
TLV9042SIRUGR	ACTIVE	X2QFN	RUG	10	3000	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	HTF	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



www.ti.com

9-Mar-2021

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV9042IDDFR	SOT- 23-THIN	DDF	8	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV9042IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TLV9042IDSGR	WSON	DSG	8	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV9042IPWR	TSSOP	PW	8	2000	330.0	12.4	7.0	3.6	1.6	8.0	12.0	Q1
TLV9042SIRUGR	X2QFN	RUG	10	3000	178.0	8.4	1.75	2.25	0.56	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION


21-Nov-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV9042IDDFR	SOT-23-THIN	DDF	8	3000	210.0	185.0	35.0
TLV9042IDR	SOIC	D	8	2500	853.0	449.0	35.0
TLV9042IDSGR	WSON	DSG	8	3000	210.0	185.0	35.0
TLV9042IPWR	TSSOP	PW	8	2000	853.0	449.0	35.0
TLV9042SIRUGR	X2QFN	RUG	10	3000	205.0	200.0	33.0


MECHANICAL DATA



B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation X2EFD.



RUG (R-PQFP-N10)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



D0008A



PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.

- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



D0008A

EXAMPLE BOARD LAYOUT

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



D0008A

EXAMPLE STENCIL DESIGN

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



DSG 8


2 x 2, 0.5 mm pitch

GENERIC PACKAGE VIEW

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.






DSG0008A



PACKAGE OUTLINE

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




DSG0008A

EXAMPLE BOARD LAYOUT

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

 Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




DSG0008A

EXAMPLE STENCIL DESIGN

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



PW0008A



PACKAGE OUTLINE

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153, variation AA.




PW0008A

EXAMPLE BOARD LAYOUT

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



PW0008A

EXAMPLE STENCIL DESIGN

TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

9. Board assembly site may have different recommendations for stencil design.



^{8.} Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.


DDF0008A



PACKAGE OUTLINE

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.




DDF0008A

EXAMPLE BOARD LAYOUT

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DDF0008A

EXAMPLE STENCIL DESIGN

SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司