











INA819

ZHCSJ44B - DECEMBER 2018 - REVISED JULY 2019

INA819 35μV 失调电压、8nV/√Hz 噪声、低功耗、精密仪表放大器


1 特性

- 低失调电压: 10μV(典型值)、35μV(最大值)
- 增益漂移: 5ppm/°C (G = 1)、 35ppm/°C (G > 1) (最大值)
- 噪声: 8nV/√Hz
- 带宽: 2MHz (G = 1)、270kHz (G = 100)
- 采用 1nF 容性负载时保持稳定
- 输入保护电压高达 ±60V
- 共模抑制: 110dB, G = 10(最小值)
- 电源抑制: 110dB, G = 1(最小值)
- 电源电流: 385µA(最大值)
- 电源电压范围:
 - 单电源: 4.5V 至 36V
 - 双电源: ±2.25V 至 ±18V
- 额定温度范围: -40°C 至 +125°C
- 封装: 8 引脚 SOIC 和 VSSOP

2 应用

- 模拟输入模块
- 流量变送器
- 电池测试设备
- LCD 测试设备
- ECG 放大器
- 外科手术设备
- 过程分析

INA819 简化内部原理图



3 说明

INA819 是一款高精度仪表放大器,可提供低功耗并且可在极宽的单电源或双电源电压范围内工作。可通过单个外部电阻器在 1 到 10,000 范围内设置任意增益。由于采用超 β 输入晶体管(这些晶体管可提供极低的输入失调电压、失调电压漂移、输入偏置电流、输入电压和电流噪声),该器件可提供出色的精度。附加电路可以为输入提供高达 ±60V 的过压保护。

INA819 经过优化,可提供较高的共模抑制比。当 G = 1 时,整个输入共模范围内共模抑制比超过 90dB。根据设计,此器件采用低电压运行,由 4.5V 单电源和高达 ±18V 的双电源供电。


INA819 采用 8 引脚 SOIC 和 8 引脚 VSSOP 封装, 并且额定工作温度范围为 -40°C 至 +125°C。

器件信息(1)

器件型号	封装	封装尺寸 (标称值)	
INIAGAO	SOIC (8)	4.90mm × 3.91mm	
INA819	VSSOP (8)	3.00mm × 3.00mm	

(1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。

输入阶段失调电压漂移的典型分布





13 机械、封装和可订购信息......34

		目求			
1	特性1			8.3 Feature Description	20
2	应用1			8.4 Device Functional Modes	26
3	说明1		9	Application and Implementation	26
4	修订历史记录 2			9.1 Application Information	26
5	Device Comparison Table			9.2 Typical Applications	29
6	Pin Configuration and Functions		10	Power Supply Recommendations	32
7	Specifications5		11	Layout	32
•	7.1 Absolute Maximum Ratings			11.1 Layout Guidelines	
	7.2 ESD Ratings			11.2 Layout Example	33
	7.3 Recommended Operating Conditions		12	器件和文档支持	34
	7.4 Thermal Information			12.1 文档支持	34
	7.5 Electrical Characteristics			12.2 接收文档更新通知	
	7.6 Typical Characteristics: Table of Graphs			12.3 社区资源	
	7.7 Typical Characteristics			12.4 商标	
8	Detailed Description)		12.5 静电放电警告	34
	8.1 Overview 10			12.6 Glossary	34

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

8.2 Functional Block Diagram 19

Changes from Revision A (May 2019) to Revision B		
• 已更改 将 DGK (VSSOP) 封装从预告信息(预览)更改为生产数据(正在供货)	1	
Changes from Original (December 2018) to Revision A	Page	
己添加 向数据表中添加了 8 引脚 DGK (VSSOP) 预告信息封装和相关内容	1	
• 已更改 应用 要点的措辞	1	




5 Device Comparison Table

DEVICE	DESCRIPTION	GAIN EQUATION	RG PINS AT PIN
INA819	35-μV Offset, 0.4-μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier G = 1		2, 3
INA818	35-μV Offset, 0.4-μV/°C V _{OS} Drift, 8-nV/ $\sqrt{\text{Hz}}$ Noise, Low-Power, Precision Instrumentation Amplifier	$G = 1 + 50 k\Omega / RG$	1, 8
INA821	35-μV Offset, 0.4-μV/°C V _{OS} Drift, 7-nV/ $\sqrt{\text{Hz}}$ Noise, High-Bandwidth, Precision Instrumentation Amplifier $G = 1 + 49.4 \text{ k}\Omega / \text{RG}$		2, 3
INA828	A828 50-μV Offset, 0.5-μV/°C V _{OS} Drift, 7-nV/√Hz Noise, Low-Power, Precision Instrumentation Amplifier		1, 8
INA333	NA333 25-μV V _{OS} , 0.1-μV/°C V _{OS} Drift, 1.8-V to 5-V, RRO, 50-μΑ I _Q , Chopper-Stabilized INA		1, 8
PGA280	PGA280 20-mV to ±10-V Programmable Gain IA With 3-V or 5-V Differential Output; Analog Supply up to ±18 V		N/A
INA159	INA159 G = 0.2 V Differential Amplifier for ±10-V to 3-V and 5-V Conversion		N/A
PGA112	Precision Programmable Gain Op Amp With SPI	Digital programmable	N/A



6 Pin Configuration and Functions



Pin Functions

Not to scale

PIN		1/0	DESCRIPTION	
NAME	NO.	I/O	DESCRIPTION	
-IN	1	I	Negative (inverting) input	
+IN	4	I	Positive (noninverting) input	
OUT	7	0	Output	
RG	2, 3	_	Gain setting pin. Place a gain resistor between pin 2 and pin 3.	
REF	6	I	Reference input. This pin must be driven by a low impedance source.	
-VS	5	_	Negative supply	
+VS	8	_	Positive supply	



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	MIN	MAX	UNIT
Supply voltage dual supply, $V_S = (V+) - (V-)$		±20	V
Supply voltage single supply, $V_S = (V+) - (V-)$		40, (single supply)	V
Signal input pins	-60	60	V
VREF pin	-20	20	V
Signal output pins maximum voltage	(-V _s) - 0.5	$(+V_s) + 0.5$	V
Signal output pins maximum current	-50	50	mA
Output short-circuit (2)	Contin	uous	
Operating Temperature, T _A	-50	150	
Junction Temperature, T _J		175	°C
Storage Temperature, T _{stg}	-65	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±1500	\/
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±750	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Cumply valtage V	Single-supply	4.5	36	
Supply voltage V _S	Dual-supply	±2.25	±18	V
Specified temperature	Specified temperature	-40	125	°C

7.4 Thermal Information

		IN	INA819		
	THERMAL METRIC ⁽¹⁾		DGK (VSSOP)	UNIT	
		8 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	119.6	215.4	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	66.3	66.3	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	61.9	97.8	°C/W	
ΨЈТ	Junction-to-top characterization parameter	20.5	10.5	°C/W	
ΨЈВ	Junction-to-board characterization parameter	61.4	96.1	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W	

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ Short-circuit to V_S / 2.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.5 Electrical Characteristics

at $T_A = 25^{\circ}$ C. $V_C = +15$ V. $R_L = 10$ kO. $V_{REF} = 0$ V. and G = 1 (unless otherwise noted)

	PARAMETER	TEST CONDITIO	ONS	MIN	TYP	MAX	UNIT	
INPUT								
			INA819ID		10	35	μV	
		T _A = 25°C	INA819IDGK			40	μV	
V _{osi}	Input stage offset voltage ⁽¹⁾⁽²⁾	(0)	INA819ID			75	μV	
00.	voitage	$T_A = -40$ °C to 125°C ⁽³⁾	INA819IDGK			80	μV	
		vs temperature, T _A = -40°C to 125°C				0.4	μV/°C	
					50	300	μV	
Voso	Output stage offset voltage (1)(2)	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(3)}$				800	 μV	
000	voitage	vs temperature, $T_A = -40$ °C to 125°C				5	μV/°C	
		G = 1, RTI		110	120			
	Power-supply rejection	G = 10, RTI		114	130			
PSRR	ratio	G = 100, RTI		130	135		dB	
		G = 1000, RTI		136	140			
z _{id}	Differential impedance				100 1		GΩ pF	
	Common-mode							
Z _{ic}	impedance				100 4		GΩ pF	
	RFI filter, -3-dB frequency				32		MHz	
				(V-) + 2		(V+) - 2	V	
V _{CM}	Operating input range ⁽⁴⁾	$V_S = \pm 2.25 \text{ V to } \pm 18 \text{ V}, T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}$		See	See 图 51 to 图 54			
	Input overvoltage range	$T_A = -40^{\circ}\text{C to } 125^{\circ}\text{C}^{(3)}$				±60	V	
	Common-mode rejection ratio	At DC to 60 Hz, RTI, V _{CM} = (V–) + 2 V G = 1	′ to (V+) – 2 V,	90	105			
		At DC to 60 Hz, RTI, V _{CM} = (V-) + 2 V G = 10	′ to (V+) – 2 V,	110	125			
CMRR		At DC to 60 Hz, RTI, V _{CM} = (V–) + 2 V G = 100	′ to (V+) – 2 V,	130	145		- dB	
		At DC to 60 Hz, RTI, V _{CM} = (V–) + 2 V G = 1000	′ to (V+) – 2 V,	140	150			
BIAS CU	JRRENT							
	Innut high gurrent	$V_{CM} = V_S / 2$			0.15	0.5	 Λ	
В	Input bias current	$T_A = -40$ °C to 125°C				2	nA	
	l	V _{CM} = V _S / 2			0.15	0.5	^	
os	Input offset current	$T_A = -40$ °C to 125°C				2	nA	
NOISE \	/OLTAGE							
	Input stage voltage	f = 1 kHz, G = 100, R _S = 0 Ω			8		nV/√Hz	
∍ _{NI}	noise ⁽⁵⁾	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}, G = 100, R_S = 0$	Ω		0.19		μV_{PP}	
	Output stage voltage	$f = 1 \text{ kHz}, R_S = 0 \Omega$			80		nV/√ Hz	
PNO	noise ⁽⁵⁾	$f_B = 0.1 \text{ Hz to } 10 \text{ Hz}, R_S = 0 \Omega$			2.6		μV_{PP}	
1	NI to	f = 1 kHz			130		fA/√Hz	
l _n	Noise current	f _B = 0.1 Hz to 10 Hz, G = 100			4.7		pA _{PP}	
GAIN				·				
G	Gain equation				1 + (50 kΩ / R _G)		V/V	
	Range of gain			1		10000	V/V	

 ⁽¹⁾ Total offset, referred-to-input (RTI): V_{OS} = (V_{OSI}) + (V_{OSO} / G).
 (2) Offset drifts are uncorrelated. Input-referred offset drift is calculated using: ΔV_{OS(RTI)} = √[ΔV_{OSI}² + (ΔV_{OSO} / G)²]

⁽³⁾ Specified by characterization.

Input voltage range of the Instrumentation Amplifier input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage. See *Typical Characteristic* curves **3** 51 through **3** 54 for more information.

Total RTI voltage noise is equal to: $e_{N(RTI)} = \sqrt{[e_{NI}^2 + (e_{NO} / G)^2]}$ (5)



Electrical Characteristics (continued)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
		G = 1, V _O = ±10 V		±0.005%	±0.025%		
05	Onin anna	$G = 10, V_0 = \pm 10 V$		±0.025%	±0.15%		
GE	Gain error	$G = 100, V_0 = \pm 10 V$		±0.025%	±0.15%		
		G = 1000, V _O = ±10 V		±0.05%			
	Gain vs temperature ⁽⁶⁾	$G = 1$, $T_A = -40$ °C to 125°C			±5	ppm/°C	
	Gain vs temperature	$G > 1$, $T_A = -40$ °C to 125°C			±35	ррпі/ С	
		$G = 1$ to 10, $V_O = -10$ V to 10 V, $R_L = 10$ k Ω		1	10		
	Cain nanlinearity	$G = 100$, $V_O = -10$ V to 10 V, $R_L = 10$ k Ω			15		
	Gain nonlinearity	G = 1000, $V_0 = -10 \text{ V}$ to 10 V, $R_L = 10 \text{ k}\Omega$		10		ppm	
		G = 1 to 100, $V_O = -10 \text{ V}$ to 10 V, $R_L = 2 \text{ k}\Omega$		30			
OUTPL	JT						
	Voltage swing		(V-) + 0.15		(V+) - 0.15	V	
	Load capacitance stability			1000		pF	
Z _O	Closed-loop output impedance	f = 10 kHz		5.0		Ω	
I _{SC}	Short-circuit current	Continuous to V _S / 2		±20		mA	
FREQU	JENCY RESPONSE						
		G = 1		2.0		MHz	
BW	Bandwidth, -3 dB	G = 10		890			
DVV	bandwidth, -5 db	G = 100		270		kHz	
		G = 1000		30			
SR	Slew rate	$G = 1, V_O = \pm 10 V$		0.9		V/µs	
		0.01%, G = 1 to 100, V _{STEP} = 10 V		12			
t _S	Settling time	0.01%, G = 1000, V _{STEP} = 10 V		40		μs	
ıs	Settling time	0.001%, G = 1 to 100, V _{STEP} = 10 V		16		μο	
		0.001%, G = 1000, V _{STEP} = 10 V		60			
REFER	RENCE INPUT						
R_{IN}	Input impedance			40		kΩ	
	Voltage range		(V-)		(V+)	V	
	Gain to output			1		V/V	
	Reference gain error			0.01%			
POWE	R SUPPLY				<u>.</u>		
V	Power supply veltage	Single-supply	4.5		36	V	
Vs	Power-supply voltage	Dual-supply	±2.25		±18		
l _a	Quiescent current	V _{IN} = 0 V		350	385	пΔ	
ΙQ	Quidocetti cuttetti	vs temperature, $T_A = -40^{\circ}\text{C}$ to 125°C			520	μΑ	

⁽⁶⁾ The values specified for G > 1 do not include the effects of the external gain-setting resistor, " R_G ".



7.6 Typical Characteristics: Table of Graphs

表 1. Table of Graphs

DESCRIPTION	FIGURE
Typical Distribution of Input Stage Offset Voltage	图 1
Typical Distribution of Input Stage Offset Voltage Drift	图 2
Typical Distribution of Output Stage Offset Voltage	图 3
Typical Distribution of Output Stage Offset Voltage Drift	图 4
Input Stage Offset Voltage vs Temperature	图 5
Output Stage Offset Voltage vs Temperature	图 6
Typical Distribution of Input Bias Current, T _A = 25°C	图 7
Typical Distribution of Input Bias Current, T _A = 90°C	图 8
Typical Distribution of Input Offset Current	图 9
Input Bias Current vs Temperature	图 10
Input Offset Current vs Temperature	图 11
Typical CMRR Distribution, G = 1	图 12
Typical CMRR Distribution, G = 10	图 13
CMRR vs Temperature, G = 1	图 14
CMRR vs Temperature, G = 10	图 15
Input Current vs Input Overvoltage	图 16
CMRR vs Frequency (RTI)	图 17
CMRR vs Frequency (RTI, 1-kΩ source imbalance)	图 18
Positive PSRR vs Frequency (RTI)	图 19
Negative PSRR vs Frequency (RTI)	图 20
Gain vs Frequency	图 21
Voltage Noise Spectral Density vs Frequency (RTI)	图 22
Current Noise Spectral Density vs Frequency (RTI)	图 23
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1	图 24
0.1-Hz to 10-Hz RTI Voltage Noise, G = 1000	图 25
0.1-Hz to 10-Hz RTI Current Noise	图 26
Typical Distribution of Gain Error, G = 1	图 28
Typical Distribution of Gain Error, G = 10	图 29
Input Bias Current vs Common-Mode Voltage	图 27
Gain Error vs Temperature, G = 1	图 30
Gain Error vs Temperature, G = 10	图 31
Supply Current vs Temperature	图 32
Gain Nonlinearity, G = 1	图 33
Gain Nonlinearity, G = 10	图 34
Offset Voltage vs Negative Common-Mode Voltage	图 35
Offset Voltage vs Positive Common-Mode Voltage	图 36
Positive Output Voltage Swing vs Output Current	图 37
Negative Output Voltage Swing vs Output Current	图 38
Short Circuit Current vs Temperature	图 39
Large-Signal Frequency Response	图 40
THD+N vs Frequency	图 41
Overshoot vs Capacitive Loads	图 42
Small-Signal Response, G = 1	图 43
Small-Signal Response, G = 10	图 44
Small-Signal Response, G = 100	图 45
Small-Signal Response, G = 1000	图 46




Typical Characteristics: Table of Graphs (接下页)

表 1. Table of Graphs (接下页)

DESCRIPTION	FIGURE
Large Signal Step Response	图 47
Closed-Loop Output Impedance	图 48
Differential-Mode EMI Rejection Ratio	图 49
Common-Mode EMI Rejection Ratio	图 50
Input Common-Mode Voltage vs Output Voltage, G = 1, V _S = 5 V	图 51
Input Common-Mode Voltage vs Output Voltage, G = 100, V _S = 5 V	图 52
Input Common-Mode Voltage vs Output Voltage, V _S =±5 V	图 53
Input Common-Mode Voltage vs Output Voltage, V _S =±15 V	图 54


TEXAS INSTRUMENTS

7.7 Typical Characteristics






Typical Characteristics (接下页)




TEXAS INSTRUMENTS

Typical Characteristics (接下页)






Typical Characteristics (接下页)




TEXAS INSTRUMENTS

Typical Characteristics (接下页)






Typical Characteristics (接下页)




TEXAS INSTRUMENTS

Typical Characteristics (接下页)






Typical Characteristics (接下页)



TEXAS INSTRUMENTS

Typical Characteristics (接下页)

at $T_A = 25$ °C, $V_S = \pm 15$ V, $R_L = 10$ k Ω , $V_{REF} = 0$ V, and G = 1 (unless otherwise noted)



 $V_S = \pm 15 V$

 $V_S = \pm 5 V$

 $V_{REF} = 0 V$

图 53. Input Common-Mode Voltage vs Output Voltage

 $V_{REF} = 0 V$

图 54. Input Common-Mode Voltage vs Output Voltage




8 Detailed Description

8.1 Overview

The INA819 is a monolithic precision instrumentation amplifier that incorporates a current-feedback input stage and a four-resistor difference amplifier output stage. The functional block diagram in the next section shows how the differential input voltage is buffered by Q_1 and Q_2 and is forced across R_G , which causes a signal current to flow through R_G , R_1 , and R_2 . The output difference amplifier, A_3 , removes the common-mode component of the input signal and refers the output signal to the REF pin. The V_{BE} and voltage drop across R_1 and R_2 produce output voltages on A_1 and A_2 that are approximately 0.8 V lower than the input voltages.

Each input is protected by two field-effect transistors (FETs) that provide a low series resistance under normal signal conditions, and preserve excellent noise performance. When excessive voltage is applied, these transistors limit input current to approximately 8 mA.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Setting the Gain

图 55 shows that the gain of the INA819 is set by a single external resistor (R_G) connected between the RG pins (pins 1 and 8).




图 55. Simplified Diagram of the INA819 With Gain and Output Equations

The value of R_G is selected according to $\Delta \vec{x}$ 1:

$$G = 1 + \frac{50 \text{ k}\Omega}{R_G} \tag{1}$$

表 2 lists several commonly used gains and resistor values. The 50-k Ω term in 公式 1 is a result of the sum of the two internal 25-k Ω feedback resistors. These on-chip resistors are laser-trimmed to accurate absolute values. The accuracy and temperature coefficients of these resistors are included in the gain accuracy and drift specifications of the INA819. As shown in 85 55 and explained in more details in section Layout, make sure to connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground that are placed as close to the device as possible.

表 2. Commonly Used Gains and Resistor Values

DESIRED GAIN	R _G (Ω)	NEAREST 1% R _G (Ω)
1	NC	NC
2	50 k	49.9 k
5	12.5 k	12.4 k
10	5.556 k	5.49 k
20	2.632 k	2.61 k
50	1.02 k	1.02 k
100	505.1	511
200	251.3	249
500	100.2	100
1000	50.05	49.9



8.3.1.1 Gain Drift

The stability and temperature drift of the external gain setting resistor (R_G) also affects gain. The contribution of R_G to gain accuracy and drift is determined from $\Delta \vec{x}$ 1.

The best gain drift of 5 ppm/°C (maximum) is achieved when the INA819 uses G=1 without R_G connected. In this case, gain drift is limited by the mismatch of the temperature coefficient of the integrated 40-k Ω resistors in the differential amplifier (A₃). At gains greater than 1, gain drift increases as a result of the individual drift of the 25-k Ω resistors in the feedback of A₁ and A₂, relative to the drift of the external gain resistor (R_G.) The low temperature coefficient of the internal feedback resistors improves the overall temperature stability of applications using gains greater than 1 V/V over alternate solutions.

Low resistor values required for high gain make wiring resistance an important consideration. Sockets add to the wiring resistance and contribute additional gain error (such as a possible unstable gain error) at gains of approximately 100 or greater. To maintain stability, avoid parasitic capacitance of more than a few picofarads at R_G connections. Careful matching of any parasitics on the R_G pins maintains optimal CMRR over frequency; see 17.

8.3.2 EMI Rejection

Texas Instruments developed a method to accurately measure the immunity of an amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. This method uses an EMI rejection ratio (EMIRR) to quantify the ability of the INA819 to reject EMI. The offset resulting from an input EMI signal is calculated using 公式 2:


$$\Delta V_{OS} = \left(\frac{V_{RF_PEAK}^{2}}{100 \text{ mV}_{P}}\right) \cdot 10^{-\left(\frac{EMIRR \text{ (dB)}}{20}\right)}$$

where

• V_{RF PEAK} is the peak amplitude of the input EMI signal.

(2)

图 56 and 图 57 show the INA819 EMIRR graph for differential and common-mode EMI rejection across this frequency range. 表 3 lists the EMIRR values for the INA819 at frequencies commonly encountered in real-world applications. Applications listed in 表 3 are centered on or operated near the frequency shown. Depending on the end-system requirements, additional EMI filters may be required near the signal inputs of the system. Incorporating known good practices such as using short traces, low-pass filters, and damping resistors combined with parallel and shielded signal routing may be required.









表 3. INA819 EMIRR for Frequencies of Interest

FREQUENCY	APPLICATION OR ALLOCATION	DIFFERENTIAL EMIRR	COMMON-MODE EMIRR
400 MHz	Mobile radio, mobile satellite, space operation, weather, radar, ultrahigh-frequency (UHF) applications	52 dB	80 dB
900 MHz	Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (up to 1.6 GHz), GSM, aeronautical mobile, UHF applications	55 dB	71 dB
1.8 GHz	GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz)	58 dB	73 dB
2.4 GHz	802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz)	59 dB	95 dB
3.6 GHz	Radiolocation, aero communication and navigation, satellite, mobile, S-band	78 dB	96 dB
5 GHz	802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz)	70 dB	100 dB

8.3.3 Input Common-Mode Range

The linear input voltage range of the INA819 input circuitry extends within 1.5 volts (typical) of both power supplies and maintains excellent common-mode rejection throughout this range. The common-mode range for the most common operating conditions are shown in 图 58 to图 61. The common-mode range for other operating conditions is best calculated using the *Common-Mode Input Range Calculator for Instrumentation Amplifiers*.





8.3.4 Input Protection

The inputs of the INA819 device are individually protected for voltages up to ±60 V. For example, a condition of -60 V on one input and +60 V on the other input does not cause damage. Internal circuitry on each input provides low series impedance under normal signal conditions. If the input is overloaded, the protection circuitry limits the input current to a value of approximately 8 mA.




图 62. Input Current Path During an Overvoltage Condition

During an input overvoltage condition, current flows through the input protection diodes into the power supplies; see 图 62. If the power supplies are unable to sink current, then Zener diode clamps (ZD1 and ZD2 in 图 62) must be placed on the power supplies to provide a current pathway to ground. 图 63 shows the input current for input voltages from –50 V to 50 V when the INA819 is powered by ±15-V supplies.




图 63. Input Current vs Input Overvoltage



8.3.5 Operating Voltage

The INA819 operates over a power-supply range of 4.5 V to 36 V (±2.25 V to ±18 V).

CAUTION

Supply voltages higher than 40 V (±20 V) can permanently damage the device. Parameters that vary over supply voltage or temperature are shown in *Typical Characteristics*.

8.3.6 Error Sources

Most modern signal-conditioning systems calibrate errors at room temperature. However, calibration of errors that result from a change in temperature is normally difficult and costly. Therefore, minimize these errors by choosing high-precision components, such as the INA819, that have improved specifications in critical areas that impact the precision of the overall system. 8 64 shows an example application.




图 64. Example Application with G = 10 V/V and 1-V Output Voltage

Resistor-adjustable devices (such as the INA819) show the lowest gain error in G=1 because of the inherently well-matched drift of the internal resistors of the differential amplifier. At gains greater than 1 (for instance, G=10~V/V or G=100~V/V), the gain error becomes a significant error source because of the contribution of the resistor drift of the 25-k Ω feedback resistors in conjunction with the external gain resistor. Except for very high gain applications, the gain drift is by far the largest error contributor compared to other drift errors, such as offset drift.

The INA819 offers excellent gain error over temperature for both G>1 and G=1 (no external gain resistor). 表 5 summarizes the major error sources in common INA applications and compares the three cases of G=1 (no external resistor) and G=10 (5.49- $k\Omega$ external resistor) and G=100 (511- Ω external resistor). All calculations are assuming an output voltage of $V_{OUT}=1$ V. Thus, the input signal V_{DIFF} (given by $V_{DIFF}=V_{OUT}/G$) exhibits smaller and smaller amplitudes with increasing gain G. In this example, $V_{DIFF}=1$ mV at G=1000. All calculations refer the error to the input for easy comparison and system evaluation. As $\Xi=1000$ 0. All calculations refer the error to the input offset voltage) are more dominant at higher gain, while the effects of output stage are suppressed because they are divided by the gain when referring them back to the input. The gain error and gain drift error are much more significant for gains greater than 1 because of the contribution of the resistor drift of the 25- $k\Omega$ feedback resistors in conjunction with the external gain resistor. In most applications, static errors (absolute accuracy errors) can readily be removed during calibration in production, while the drift errors are the key factors limiting overall system performance.



表 4. System Specifications for Error Calculation

QUANTITY	VALUE	UNIT
V _{OUT}	1	V
VCM	10	V
VS	1	V
R _{S+}	1000	Ω
R _{S-}	999	Ω
RG tolerance	0.01	%
RG drift	10	ppm/°C
Temperature range upper limit	105	°C

表 5. Error Calculation

		INA819 VALUES					
ERROR SOURCE	ERROR CALCULATION	SPECIFICATION	UNIT	G = 1 ERROR (ppm)	G = 100 ERROR (ppm)	G = 1000 ERROR (ppm)	
ABSOLUTE ACCURACY AT 25°C	,	1					
Input offset voltage	V _{OSI} / V _{DIFF}	35	μV	35	350	3500	
Output offset voltage	V _{OSO} / (G × V _{DIFF})	300	μV	300	300	300	
Input offset current	I _{OS} × maximum (R _{S+} , R _{S-}) / V _{DIFF}	0.5	nA	1	5	50	
CMRR (min)	V _{CM} / (10 ^{CMRR/20} × V _{DIFF})	90 (G = 1), 110 (G = 10), 130 (G = 100)	dB	316	316	316	
PSRR (min)	$(V_{CC} - V_S)/(10^{PSRR/20} \times V_{DIFF})$	110 (G = 1), 114 (G = 10), 130 (G = 100)	dB	3	20	32	
Gain error from INA (max)	GE(%) × 10 ⁴	0.02 (G = 1), 0.15 (G = 10, 100)	%	200	1500	1500	
Gain error from external resistor RG (max)	GE(%) × 10 ⁴	0.01	%	100	100	100	
Total absolute accuracy error (ppm) at 25°C, worst case	sum of all errors	_	_	955	2591	5798	
Total absolute accuracy error (ppm) at 25°C, average	rms sum of all errors	_	_	491	1604	3835	
DRIFT TO 105°C							
Gain drift from INA (max)	GTC × (T _A – 25)	5 (G = 1), 35 (G = 10, 100)	ppm/°C	400	2800	2800	
Gain drift from external resistor RG (max)	$GTC \times (T_A - 25)$	10	ppm/°C	800	800	800	
Input offset voltage drift (max)	$(V_{OSI_TC} / V_{DIFF}) \times (T_A - 25)$	0.4	μV/°C	32	320	3200	
Output offset voltage drift	$[V_{OSO_TC} / (G \times V_{DIFF})] \times (T_A - 25)$	5	μV/°C	400	400	400	
Offset current drift	I_{OS_TC} × maximum (R _{S+} , R _{S-}) × (T _A - 25) / V _{DIFF}	20	pA/°C	2	16	160	
Total drift error to 105°C (ppm), worst case	sum of all errors	_	_	1634	4336	7360	
Total drift error to 105°C (ppm), typical	rms sum of all errors	_	_	980	2957	4348	
RESOLUTION							
Gain nonlinearity		10 (G = 1, 10), 15 (G = 100)	ppm of FS	10	10	15	
Voltage noise (at 1 kHz)	$\sqrt{BW} \times \sqrt{\left(e_{Nl}^2 + \left[\frac{e_{NO}}{G}\right]^2} \times \frac{6}{V_{DIFF}}$	e _{NI} = 8, e _{NO} = 90	μV _{PP}	1204	1070	3941	
Current noise (at 1kHz)	$I_N \times \text{maximum } (R_{S+}, R_{S-}) \times \sqrt{BW} / V_{DIFF}$	0.13	pA/√ Hz	0.3	2	11	
Total resolution error (ppm), worst case	sum of all errors	_	_	1214	1080	3956	
Total resolution error (ppm), typical	rms sum of all errors	_	_	1204	1070	3941	
TOTAL ERROR							
Total error (ppm), worst case	sum of all errors	_	_	3802	8007	17113	
Total error (ppm), typical	rms sum of all errors		_	1628	3530	7010	



8.4 Device Functional Modes

The INA819 has a single functional mode and operates when the power-supply voltage is greater than 4.5 V ($\pm 2.25 \text{ V}$). The maximum power-supply voltage for the INA819 is 36 V ($\pm 18 \text{ V}$.)

9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

9.1.1 Reference Pin

The output voltage of the INA819 is developed with respect to the voltage on the reference pin (REF.) Often, in dual-supply operation, REF (pin 6) is connected to the low-impedance system ground. In single-supply operation, offsetting the output signal to a precise midsupply level is useful (for example, 2.5 V in a 5-V supply environment). To accomplish this level shift, a voltage source must be connected to the REF pin to level-shift the output so that the INA819 drives a single-supply analog-to-digital converter (ADC).

The voltage source applied to the reference pin must have a low output impedance. As shown in \boxtimes 65, any resistance at the reference pin (shown as R_{REF} in \boxtimes 65) is in series with an internal 40-k Ω resistor.




图 65. Parasitic Resistance Shown at the Reference Pin



Application Information (接下页)





图 66. The Effect of Increasing Resistance at the Reference Pin

Voltage reference devices are an excellent option for providing a low-impedance voltage source for the reference pin. However, if a resistor voltage divider generates a reference voltage, the divider must be buffered by an op amp, as \$\mathbb{g}\$ 67 shows, to avoid CMRR degradation.



Copyright © 2017, Texas Instruments Incorporated

图 67. Using an Op Amp to Buffer Reference Voltages

27




Application Information (接下页)

9.1.2 Input Bias Current Return Path

The input impedance of the INA819 is extremely high—approximately 100 G Ω . However, a path must be provided for the input bias current of both inputs. This input bias current is typically 150 pA. High input impedance means that this input bias current changes very little with varying input voltage.

For proper operation, input circuitry must provide a path for input bias current. 8 68 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range of the INA819, and the input amplifiers saturate. If the differential source resistance is low, the bias current return path can connect to one input (as shown in the thermocouple example in 8 68). With a higher source impedance, using two equal resistors provides a balanced input with possible advantages of a lower input offset voltage as a result of bias current and better high-frequency common-mode rejection.




Copyright © 2017, Texas Instruments Incorporated

图 68. Providing an Input Common-Mode Current Path



9.2 Typical Applications

9.2.1 Three-Pin Programmable Logic Controller (PLC)



Copyright © 2018, Texas Instruments Incorporated

图 69. PLC Input (±10 V, 4 mA to 20 mA)

9.2.1.1 Design Requirements

For this application, the design requirements are as follows:

- 4-mA to 20-mA input with less than 20-Ω burden
- ±20-mA input with less than 20-Ω burden
- ±10-V input with impedance of approximately 100 kΩ
- Maximum 4-mA to 20-mA or ±20-mA burden voltage equal to ±0.4 V
- Output range within 0 V to 5 V

9.2.1.2 Detailed Design Procedure

There are two modes of operation for the circuit shown in 图 69: current input and voltage input. This design requires $R_1 >> R_2 >> R_3$. Given this relationship, 公式 3 calculates the current input mode transfer function.

$$V_{OUT-1} = V_D \times G + V_{REF} = -(I_{IN} \times R_3) \times G + V_{REF}$$

where

- G represents the gain of the instrumentation amplifier.
- V_D represents the differential voltage at the INA819 inputs.
- V_{REF} is the voltage at the INA819 REF pin.
- I_{IN} is the input current.

 (3)

公式 4 shows the transfer function for the voltage input mode.

$$V_{OUT-V} = V_D \times G + V_{REF} = -\left[V_{IN} \times \frac{R_2}{R_1 + R_2}\right] \times G + V_{REF}$$

where

• V_{IN} is the input voltage. (4)



Typical Applications (接下页)

 R_1 sets the input impedance of the voltage input mode. The minimum typical input impedance is 100 k Ω . The R_1 value is 100 k Ω because increasing the R₁ value also increases noise. The value of R₃ must be extremely small compared to R₁ and R₂. 20 Ω for R₃ is selected because that resistance value is much smaller than R₁ and yields an input voltage of ±400 mV when operated in current mode (±20 mA).

Use 公式 5 to calculate R_2 given V_D = ±400 mV, V_{IN} = ±10 V, and R_1 = 100 kΩ.

$$V_{D} = V_{IN} \times \frac{R_{2}}{R_{1} + R_{2}} \rightarrow R_{2} = \frac{R_{1} \times V_{D}}{V_{IN} - V_{D}} = 4.167 \text{ k}\Omega$$
(5)

The value obtained from $\Delta \pm 5$ is not a standard 0.1% value, so 4.17 kΩ is selected. R₁ and R₂ also use 0.1% tolerance resistors to minimize error.

Use 公式 6 to calculate the ideal gain of the instrumentation amplifier.

$$G = \frac{V_{OUT} - V_{REF}}{V_{D}} = \frac{4.8 \text{ V} - 2.5 \text{ V}}{400 \text{ mV}} = 5.75 \frac{\text{V}}{\text{V}}$$
(6)

公式 7 calculates the gain-setting resistor value using the INA819 gain equation (公式 1).

$$R_{G} = \frac{50 \text{ k}\Omega}{G - 1} = \frac{50 \text{ k}\Omega}{5.75 - 1} = 10.5 \text{ k}\Omega \tag{7}$$

Use a standard 0.1% resistor value of 10.5 k Ω for this design.

9.2.1.3 Application Curves

图 70 and 图 71 show typical characteristic curves for the circuit in 图 69.




图 70. PLC Output Voltage vs Input Voltage





图 71. PLC Output Voltage vs Input Current



Typical Applications (接下页)


9.2.2 Resistance Temperature Detector Interface

₹ 72 illustrates a 3-wire interface circuit for resistance temperature detectors (RTDs). The circuit incorporates analog linearization and has an output voltage range from 0 V to 5 V. The linearization technique employed is described in *Analog linearization of resistance temperature detectors* analog application journal. Series and parallel combinations of standard 1% resistor values are used to achieve less than 0.02°C of error over a 200°C temperature span.



Copyright © 2018, Texas Instruments Incorporated

图 72. A 3-Wire Interface for RTDs With Analog Linearization





10 Power Supply Recommendations

The nominal performance of the INA819 is specified with a supply voltage of ±15 V and midsupply reference voltage. The device also operates using power supplies from ±2.25 V (4.5 V) to ±18 V (36 V) and non-midsupply reference voltages with excellent performance. Parameters that can vary significantly with operating voltage and reference voltage are shown in the *Typical Characteristics* section.

11 Layout


11.1 Layout Guidelines


Attention to good layout practices is always recommended. For best operational performance of the device, use good PCB layout practices, including:

- Take care to make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. Even slight mismatch in parasitic capacitance at the gain setting pins can degrade CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS[®] relays to change the value of R_G, select the component so that the switch capacitance is as small as possible and most importantly so that capacitance mismatch between the RG pins is minimized.
- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and of the device. Bypass capacitors reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If
 these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in
 parallel with the noisy trace.
- Place the external components as close to the device as possible. As shown in ₹ 75, keep R_G close to the pins to minimize parasitic capacitance.
- · Keep the traces as short as possible.



11.2 Layout Example





Copyright © 2017, Texas Instruments Incorporated

图 75. Example Schematic and Associated PCB Layout



12 器件和文档支持

12.1 文档支持

12.1.1 相关文档

请参阅如下相关文档:

• 德州仪器 (TI), 《仪表放大器的综合误差计算》应用手册

12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.4 商标

E2E is a trademark of Texas Instruments.

Bluetooth is a registered trademark of Bluetooth SIG, Inc.

PhotoMOS is a registered trademark of Panasonic Electric Works Europe AG.

All other trademarks are the property of their respective owners.

12.5 静电放电警告



ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2019 德州仪器半导体技术(上海)有限公司





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA819ID	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA819	Samples
INA819IDGKR	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1X3Q	Samples
INA819IDGKT	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	1X3Q	Samples
INA819IDR	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA819	Samples
INA819IDRGR	ACTIVE	SON	DRG	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA819	Samples
INA819IDRGT	ACTIVE	SON	DRG	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	INA819	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

10-Dec-2020

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 16-Oct-2020


TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

All dimensions are nominal													
De	evice	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA8	19IDGKR	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA8	19IDGKT	VSSOP	DGK	8	250	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA	819IDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA81	19IDRGR	SON	DRG	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
INA8	19IDRGT	SON	DRG	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 16-Oct-2020




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA819IDGKR	VSSOP	DGK	8	2500	366.0	364.0	50.0
INA819IDGKT	VSSOP	DGK	8	250	366.0	364.0	50.0
INA819IDR	SOIC	D	8	2500	853.0	449.0	35.0
INA819IDRGR	SON	DRG	8	3000	367.0	367.0	35.0
INA819IDRGT	SON	DRG	8	250	210.0	185.0	35.0



SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



DGK (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DRG (S-PWSON-N8)

PLASTIC SMALL OUTLINE NO-LEAD




- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
 - B. This drawing is subject to change without notice.
 - C. SON (Small Outline No-Lead) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
 - E. JEDEC MO-229 package registration pending.






PLASTIC SMALL OUTLINE - NO LEAD



- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司