











LMK00334-Q1

ZHCSI14 - APRIL 2018

LMK00334-Q1 四路输出 PCIe/第 1 代/第 2 代/第 3 代/第 4 代时钟缓冲器 和电平转换器

1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
 - 器件温度等级 2: -40°C 至 105°C 的环境运行 温度范围
 - 器件 HBM ESD 分类等级 2
 - 器件 CDM ESD 分类等级 C5
 - 器件 MM ESD 分类等级 M2
- 3:1 输入多路复用器
 - 两个通用输入运行频率高达 400MHz,且接受 LVPECL、LVDS、CML、SSTL、HSTL、 HCSL 或单端时钟
 - 单个晶振输入可接受 10MHz 至 40MHz 的晶振 或单端时钟
- 分为两组,每组具有两路差分输出
 - HCSL 或高阻抗 (Hi-Z) (可选)
 - 100MHz 时 PCle 第 3 代/第 4 代的附加 RMS 相位抖动:
 - 30fs RMS (典型值)
- 高 PSRR: 156.25MHz 时为 -72dBc
- 通过同步使能输入提供 LVCMOS 输出
- 由引脚控制的配置
- V_{CC}内核电源: 3.3V ± 5%
- 三个独立的 V_{CCO} 输出电源: 3.3V、2.5V ± 5%
- 工业温度范围: -40°C 至 +105°C
- 32 引线 WQFN (5mm x 5mm) 封装

2 应用

- 信息娱乐: 远程信息处理
- 信息娱乐系统控制单元: 音响主机
- ADAS: 自主驾驶控制器

3 说明

LMK00334-Q1 器件是一款 4 路输出 HCSL 扇出缓冲器,旨在用于高频、低抖动时钟、数据分配和电平转换。可从两个通用输入或一个晶振输入中选择输入时钟。所选择的输入时钟被分配到由两个 HCSL 输出和一个 LVCMOS 输出组成的两个组。LVCMOS 输出具有同步使能输入,在使能或禁用后可实现无短脉冲运行。LMK00334-Q1 由一个 3.3V 内核电源和三个独立的 3.3V 或 2.5V 输出电源供电运行。


LMK00334-Q1 具有高性能、多用途和高功效特性,因此堪称替代固定输出缓冲器器件的理想选择,同时还能增加系统中的时序余裕。

器件信息⁽¹⁾

| 器件型号 | 封装 | 封装尺寸 (标称值) |
|-------------|-----------|-----------------|
| LMK00334-Q1 | WQFN (32) | 5.00mm × 5.00mm |

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。

LMK00334-Q1 功能框图







目录

| 1 | 特性 1 | | 8.4 Device Functional Modes | . 14 |
|---|---|----|---|------|
| 2 | 应用 1 | 9 | Application and Implementation | 15 |
| 3 | 说明1 | | 9.1 Application Information | . 15 |
| 4 | 修订历史记录 | | 9.2 Typical Application | . 15 |
| 5 | Pin Configuration and Functions | 10 | Power Supply Recommendations | 20 |
| 6 | Specifications4 | | 10.1 Current Consumption and Power Dissipation Calculations | . 20 |
| | 6.1 Absolute Maximum Ratings | | 10.2 Power Supply Bypassing | . 22 |
| | 6.2 ESD Ratings | 11 | Layout | 23 |
| | 6.3 Recommended Operating Conditions | | 11.1 Layout Guidelines | . 23 |
| | 6.4 Thermal Information | | 11.2 Layout Example | . 23 |
| | 6.6 Propagation Delay and Output Skew | | 11.3 Thermal Management | . 24 |
| | 6.7 Typical Characteristics | 12 | 器件和文档支持 | 25 |
| 7 | Parameter Measurement Information | | 12.1 文档支持 | |
| ′ | | | 12.2 接收文档更新通知 | . 25 |
| _ | 7.1 Differential Voltage Measurement Terminology 11 | | 12.3 社区资源 | . 25 |
| 8 | Detailed Description 12 | | 12.4 商标 | . 25 |
| | 8.1 Overview 12 | | 12.5 静电放电警告 | |
| | 8.2 Functional Block Diagram 12 | | 12.6 术语表 | |
| | 8.3 Feature Description | 13 | 机械、封装和可订购信息 | |


4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

| 日期 | 修订版本 | 说明 |
|---------|------|------|
| 2018年4月 | * | 第一版。 |

www.ti.com.cn ZHCSI14-APRIL 2018

5 Pin Configuration and Functions



Pin Functions⁽¹⁾

| PIN | | 1/0 | DESCRIPTION | | |
|------------|-------------|-----|--|--|--|
| NAME NO. | | I/O | | | |
| DAP | DAP | GND | Die Attach Pad. Connect to the PCB ground plane for heat dissipation. | | |
| CLKin_SEL0 | 13 | 1 | Clock input selection pins (2) | | |
| CLKin_SEL1 | 16 | I | Clock input selection pins (2) | | |
| CLKin0 | 14 | I | Universal clock input 0 (differential/single-ended) | | |
| CLKin0* | 15 | I | Universal clock input 0 (differential/single-ended) | | |
| CLKin1 | 27 | 1 | Universal clock input 1 (differential/single-ended) | | |
| CLKin1* | 26 | 1 | Universal clock input 1 (differential/single-ended) | | |
| CLKout_EN | 9 | I | Bank A and Bank B low active output buffer enable. (2) | | |
| CLKoutA0 | 3 | 0 | Differential clock output A0. | | |
| CLKoutA0* | 4 | 0 | Differential clock output A0. | | |
| CLKoutA1 | 6 | 0 | Differential clock output A1. | | |
| CLKoutA1* | 7 | 0 | Differential clock output A1. | | |
| CLKoutB1 | 19 | 0 | Differential clock output B1. | | |
| CLKoutB1* | 18 | 0 | Differential clock output B1. | | |
| CLKoutB0 | 22 | 0 | Differential clock output B0. | | |
| CLKoutB0* | 21 | 0 | Differential clock output B0. | | |
| GND | 1, 8 17, 24 | GND | Ground | | |
| NC | 25 | _ | Not connected internally. Pin may be floated, grounded, or otherwise tied to any potential within the Supply Voltage range stated in the <i>Absolute Maximum Ratings</i> . | | |

⁽¹⁾ Any unused output pins should be left floating with minimum copper length (see note in Clock Outputs), or properly terminated if connected to a transmission line, or disabled/Hi-Z if possible. See Clock Outputs for output configuration and Termination and Use of Clock Drivers for output interface and termination techniques.

CMOS control input with internal pulldown resistor.



Pin Functions⁽¹⁾ (continued)

| Р | PIN | | DECODIDETION | |
|---|------------|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | |
| OSCin | 11 | I | Input for crystal. Can also be driven by a XO, TCXO, or other external single-ended clock. | |
| OSCout | 12 | 0 | Output for crystal. Leave OSCout floating if OSCin is driven by a single-ended clock. | |
| REFout 29 O | | 0 | LVCMOS reference output. Enable output by pulling REFout_EN pin high. | |
| REFout_EN 31 I REFout enable input. Enable signal is internally synchronized to selected cl | | REFout enable input. Enable signal is internally synchronized to selected clock input. (2) | | |
| V _{CC} | 10, 28, 32 | PWR | Power supply for Core and Input Buffer blocks. The V_{CC} supply operates from 3.3 V. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CC} pin. | |
| V _{CCOA} | 2, 5 | PWR | Power supply for Bank A Output buffers. V_{CCOA} operates from 3.3 V or 2.5 V. The V_{CCOA} pins are internally tied together. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. $^{(3)}$ | |
| V _{CCOB} | 20, 23 | PWR | Power supply for Bank B Output buffers. V_{CCOB} operates from 3.3 V or 2.5 V. The V_{CCOB} pins are internally tied together. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. $^{(3)}$ | |
| V _{ccoc} | 30 | PWR | Power supply for REFout buffer. V_{CCOC} operates from 3.3 V or 2.5 V. Bypass with a 0.1- μ F, low-ESR capacitor placed very close to each V_{CCO} pin. $^{(3)}$ | |

⁽³⁾ The output supply voltages or pins (V_{CCOA} , V_{CCOB} , and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

| | | MIN | MAX | UNIT |
|------------------------------------|-------------------------------|------|------------------|------|
| V _{CC} , V _{CCO} | Supply voltages | -0.3 | 3.6 | V |
| V _{IN} | Input voltage | -0.3 | $(V_{CC} + 0.3)$ | V |
| T_L | Lead temperature (solder 4 s) | | 260 | °C |
| TJ | Junction temperature | | 150 | °C |
| T _{stg} | Storage temperature | -65 | 150 | °C |

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|--|-------|------|
| | | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1) | ±2000 | |
| V _(ESD) | Electrostatic discharge | Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾ | ±750 | V |
| *(ESD) | discriarge | Machine model (MM) | ±150 | |

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

| | | | MIN | TYP | MAX | UNIT |
|------------------|---|-------------|----------|-----|----------|------|
| T_A | Ambient temperature | | -40 | 25 | 105 | °C |
| T_{J} | Junction temperature | | | | 125 | °C |
| V_{CC} | V _{CC} Core supply voltage | | 3.15 | 3.3 | 3.45 | V |
| V | Output supply voltage ⁽¹⁾⁽²⁾ | 3.3-V range | 3.3 – 5% | 3.3 | 3.3 + 5% | V |
| V _{CCO} | | 2.5-V range | 2.5 – 5% | 2.5 | 2.5 + 5% | |

The output supply voltages or pins (V_{CCOA}, V_{CCOB}, and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

6.4 Thermal Information

| | | LMK00334-Q1 ⁽²⁾ | |
|------------------------|--|----------------------------|------|
| | THERMAL METRIC ⁽¹⁾ | RTV (WQFN) | UNIT |
| | | 32 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 38.1 | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 7.2 | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 12 | °C/W |
| ΨЈТ | Junction-to-top characterization parameter | 0.4 | °C/W |
| ΨЈВ | Junction-to-board characterization parameter | 11.9 | °C/W |
| R ₀ JC(bot) | Junction-to-case (bottom) thermal resistance | 4.5 | °C/W |

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application

6.5 Electrical Characteristics

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent the most likely parametric norms at V_{CC} = 3.3 V, V_{CCO} = 3.3 V, $T_A = 25$ °C, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. (1)

| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT | | | |
|------------|---|--|--------------------------|------------------------------------|-----|------|------|----|--|--|
| CURRENT CO | CURRENT CONSUMPTION (2) | | | | | | | | | |
| ICC CORE | Core supply current, all outputs | CLKinX selected | | | 8.5 | 10.5 | mA | | | |
| ICC_CORE | disabled | OSCin selected | | | 10 | 13.5 | mA | | | |
| ICC_HCSL | | | | | 50 | 58.5 | mA | | | |
| ICC_CMOS | | | | | 3.5 | 5.5 | mA | | | |
| ICCO_HCSL | Additive output supply current, HCSL banks enabled | Includes output bank befor both banks, R _T = 50 | | | 65 | 81.5 | mA | | | |
| ICCO CMOS | Additive output supply current, LVCMOS output enabled | Additive output supply current, | 200 MHz C - 5 pE | $V_{CCO} = 3.3 \text{ V } \pm 5\%$ | | 9 | 10 | mA | | |
| ICCO_CMOS | | 200 MHz, C _L = 5 pF | $V_{CCO} = 2.5V \pm 5\%$ | | 7 | 8 | mA | | | |

The output supply voltages or pins (V_{CCOA} , V_{CCOB} , and V_{CCOC}) will be called V_{CCO} in general when no distinction is needed, or when the output supply can be inferred from the output bank/type.

 V_{CCO} for any output bank should be less than or equal to V_{CC} ($V_{CCO} \le V_{CC}$).

Specification assumes 5 thermal vias connect the die attach pad (DAP) to the embedded copper plane on the 4-layer JEDEC board. These vias play a key role in improving the thermal performance of the package. TI recommends using the maximum number of vias in the board layout.

See Power Supply Recommendations and Thermal Management for more information on current consumption and power dissipation calculations.



Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3$

| | PARAMETER | TEST CO | NDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|---|--|--------------------------------|------------|-----|-----------------------|------|
| POWER SUF | PPLY RIPPLE REJECTION (PSRR) | | | | | | |
| D0DD | Ripple-induced phase spur level (3) | 156.25 MHz | | | -72 | | i. |
| PSRR _{HCSL} | Differential HCSL Output | 312.5 MHz | | | -63 | | dBc |
| CMOS CONT | TROL INPUTS (CLKin_SELn, CLKout_ | TYPEn, REFout_EN) | | | | | |
| V _{IH} | High-level input voltage | | | 1.6 | | V_{CC} | V |
| V _{IL} | Low-level input voltage | | | GND | | 0.4 | V |
| I _{IH} | High-level input current | V _{IH} = V _{CC} , internal pull | down resistor | | | 50 | μΑ |
| I _{IL} | Low-level input current | V _{IL} = 0 V, internal pullo | lown resistor | - 5 | 0.1 | | μА |
| CLOCK INPL | UTS (CLKin0/CLKin0*, CLKin1/CLKin1 | l*) | | | | | |
| f _{CLKin} | Input frequency range (4) | Functional up to 400 M Output frequency rang per output type (refer t specifications) | e and timing specified | DC | | 400 | MHz |
| V_{IHD} | Differential input high voltage | | | | | Vcc | V |
| V _{ILD} | Differential input low voltage | CLKin driven differentia | ally | GND | | | V |
| V _{ID} | Differential input voltage swing ⁽⁵⁾ | | | 0.15 | | 1.3 | V |
| | Differential input CMD common- mode voltage | V _{ID} = 150 mV | | 0.25 | | V _{CC} – 1.2 | |
| V_{CMD} | | V _{ID} = 350 mV | | 0.25 | | V _{CC} – 1.1 | V |
| | | $V_{ID} = 800 \text{ mV}$ | | 0.25 | | $V_{CC} - 0.9$ | |
| V_{IH} | Single-ended input high voltage | | | | | V_{CC} | V |
| V_{IL} | Single-ended input low voltage | CLKinX driven single-e | | GND | | | V |
| V_{I_SE} | Single-ended input voltage swing (4) | coupled), CLKinX* AC- | | 0.3 | | 2 | Vpp |
| V _{CM} | Single-ended input CM common- mode voltage | externally biased within | i v _{CM} range | 0.25 | | V _{CC} – 1.2 | V |
| | | | f _{CLKin0} = 100 MHz | | -84 | | |
| ISO _{MUX} | Mux isolation, CLKin0 to CLKin1 | f _{OFFSET} > 50 kHz, | $f_{CLKin0} = 200 \text{ MHz}$ | | -82 | | dBc |
| ISOMUX | Mux Isolation, CENIIIO to CENIIII | $P_{CLKinX} = 0 dBm$ | $f_{CLKin0} = 500 \text{ MHz}$ | | -71 | | ubc |
| | | | f _{CLKin0} = 1000 MHz | | -65 | | |
| CRYSTAL IN | ITERFACE (OSCin, OSCout) | | | | | _ | |
| F _{CLK} | External clock frequency range (4) | OSCin driven single-er | nded, OSCout floating | | | 250 | MHz |
| F _{XTAL} | Crystal frequency range | Fundamental mode cry to 30 MHz) ESR ≤ 125 | | 10 | | 40 | MHz |
| C _{IN} | OSCin input capacitance | | | | 1 | | pF |
| | | | | | | | |

⁽³⁾ Power supply ripple rejection, or PSRR, is defined as the single-sideband phase spur level (in dBc) modulated onto the clock output when a single-tone sinusoidal signal (ripple) is injected onto the V_{CCO} supply. Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows: DJ (ps pk-pk) = [(2 x 10^(PSRR / 20)) / (π x f_{CLK})] x 1E12

⁽⁴⁾ Specification is ensured by characterization and is not tested in production.

⁽⁵⁾ See *Differential Voltage Measurement Terminology* for definition of V_{ID} and V_{OD} voltages.

⁽⁶⁾ The ESR requirements stated must be met to ensure that the oscillator circuitry has no startup issues. However, lower ESR values for the crystal may be necessary to stay below the maximum power dissipation (drive level) specification of the crystal. Refer to *Crystal Interface* for crystal drive level considerations.



Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$. Typical values represent the most likely parametric norms at $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3$

| | PARAMETER | TEST COI | NDITIONS | MIN | TYP | MAX | UNIT |
|----------------------------|---|---|---|---------------------------|--------|-----|--------|
| HCSL OUTPL | JTS (CLKoutAn/CLKoutAn*, CLKoutl | 3n/CLKoutBn*) | | | | | |
| f _{CLKout} | Output frequency range ⁽⁴⁾ | $R_L = 50 \Omega$ to GND, C_L | ≤ 5 pF | DC | | 400 | MHz |
| Jitter _{ADD_PCle} | Additive RMS phase jitter for PCle 4.0 | PCIe Gen 4, PLL BW = 2–5 MHz, CDR = 10 MHz | CLKin: 100 MHz, slew rate ≥ 1.8 V/ns | | 0.03 | | ps |
| Jitter _{ADD_PCle} | Additive RMS phase jitter for PCIe 3.0 | PCIe Gen 3, PLL BW = 2-5 MHz, CDR = 10 MHz | CLKin: 100 MHz, slew rate ≥ 0.6 V/ns | | 0.03 | | ps |
| Jitter _{ADD} | Additive RMS jitter integration bandwidth 12 MHz to 20 MHz ⁽⁷⁾ | $V_{CCO} = 3.3 \text{ V},$ $R_T = 50 \Omega \text{ to GND}$ | CLKin: 100 MHz, slew rate ≥ 3 V/ns | | 77 | | fs |
| Noise Floor | Noise floor f _{OFFSET} ≥ 10 MHz ^{(8) (9)} | $V_{CCO} = 3.3 \text{ V},$ $R_T = 50 \Omega \text{ to GND}$ | CLKin: 100 MHz, slew rate ≥ 3 V/ns | | -161.3 | | dBc/Hz |
| DUTY | Duty cycle ⁽⁴⁾ | 50% input clock duty c | ycle | 45% | | 55% | |
| V_{OH} | Output high voltage | $T_A = 25$ °C, DC measur | ement, | 520 | 810 | 920 | mV |
| V _{OL} | Output low voltage | $R_T = 50 \Omega$ to GND | , | -150 | 0.5 | 150 | mV |
| V _{CROSS} | Absolute crossing voltage (10) | $R_L = 50 \Omega$ to GND, C_L | ≤ 5 pF | | 350 | | mV |
| t _R | Output rise time 20% to 80% (10) (11) | 250 MHz, uniform trans | | | 225 | 400 | ps |
| t _F | Output fall time 80% to 20% ⁽¹⁰⁾⁽¹¹⁾ | in. with 50- Ω character 50 Ω to GND, $C_L \le 5$ p | | | 225 | 400 | ps |
| LVCMOS OU | TPUT (REFout) | | • | | | | |
| f _{CLKout} | Output frequency range (4) | C _L ≤ 5 pF | | DC | | 250 | MHz |
| Jitter _{ADD} | Additive RMS jitter integration bandwidth 1 MHz to 20 MHz ⁽⁷⁾ | $V_{CCO} = 3.3 \text{ V},$ $C_L \le 5 \text{ pF}$ | 100 MHz, input slew rate ≥ 3 V/ns | | 95 | | fs |
| Noise Floor | Noise floor f _{OFFSET} ≥ 10 MHz ⁽⁸⁾ (9) | $V_{CCO} = 3.3 \text{ V},$ $C_L \le 5 \text{ pF}$ | 100 MHz, input slew rate ≥ 3 V/ns | | -159.3 | | dBc/Hz |
| DUTY | Duty cycle ⁽⁴⁾ | 50% input clock duty c | ycle | 45% | | 55% | |
| V _{OH} | Output high voltage | 1-mA load | | V _{CCO} - 0.1 | | | V |
| V _{OL} | Output low voltage | | | | | 0.1 | V |
| | | | V _{CCO} = 3.3 V | | 28 | | A |
| I _{OH} | Output high current (source) | | V _{CCO} = 2.5 V | | 20 | | mA |
| - ··· | , | $V_{O} = V_{CCO} / 2$ $V_{CCO} = 3.3 \text{ V}$ | | 28 | | | m ^ |
| I _{OL} | Output low current (sink) | | V _{CCO} = 2.5 V | | 20 | | mA |
| t _R | Output rise time 20% to 80% ⁽¹⁰⁾ | 250 MHz, uniform trans | | | 225 | | ps |
| t _F | Output fall time 80% to 20% (12) | in. with 50- Ω character 50 Ω to GND, $C_L \le 5$ p | | | 225 | | ps |
| | | ' | | | | | |

- (7) For the 100-MHz and 156.25-MHz clock input conditions, Additive RMS Jitter (J_{ADD}) is calculated using Method #1: $J_{ADD} = SQRT(J_{OUT}^2 J_{SOURCE}^2)$, where J_{OUT} is the total RMS jitter measured at the output driver and J_{SOURCE} is the RMS jitter of the clock source applied to CLKin. For the 625-MHz clock input condition, Additive RMS Jitter is approximated using Method #2: $J_{ADD} = SQRT(2 \times 10^{dBc/10}) / (2 \times \pi \times f_{CLK})$, where dBc is the phase noise power of the Output Noise Floor integrated from 12-kHz to 20-MHz bandwidth. The phase noise power can be calculated as: dBc = Noise Floor + 10 × J_{CLK} 00 MHz 12 kHz).
- (8) The noise floor of the output buffer is measured as the far-out phase noise of the buffer. Typically this offset is ≥ 10 MHz, but for lower frequencies this measurement offset can be as low as 5 MHz due to measurement equipment limitations.
- (9) Phase noise floor will degrade as the clock input slew rate is reduced. Compared to a single-ended clock, a differential clock input (LVPECL, LVDS) will be less susceptible to degradation in noise floor at lower slew rates due to its common-mode noise rejection. However, TI recommends using the highest possible input slew rate for differential clocks to achieve optimal noise floor performance at the device outputs.
- (10) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.
- (11) Parameter is specified by design, not tested in production.
- (12) Output Enable Time is the number of input clock cycles it takes for the output to be enabled after REFout_EN is pulled high. Similarly, Output Disable Time is the number of input clock cycles it takes for the output to be disabled after REFout_EN is pulled low. The REFout_EN signal should have an edge transition much faster than that of the input clock period for accurate measurement.



Electrical Characteristics (continued)

Unless otherwise specified: $V_{CC} = 3.3 \text{ V} \pm 5\%$, $V_{CCO} = 3.3 \text{ V} \pm 5\%$, $2.5 \text{ V} \pm 5\%$, $-40^{\circ}\text{C} \leq T_{A} \leq 105^{\circ}\text{C}$, CLKin driven differentially, input slew rate ≥ 3 V/ns. Typical values represent the most likely parametric norms at V_{CC} = 3.3 V, V_{CCO} = 3.3 V, $T_A = 25$ °C, and at the Recommended Operation Conditions at the time of product characterization; because of this, typical values are not ensured. (1)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|------------------|-------------------------------------|-----------------------|-----|-----|-----|--------|
| t _{EN} | Output enable time ⁽¹²⁾ | 0 15 15 | | 3 | | cycles |
| t _{DIS} | Output disable time ⁽¹²⁾ | C _L ≤ 5 pF | | 3 | | cycles |

6.6 Propagation Delay and Output Skew

| | | | | MIN | TYP | MAX | UNIT | |
|----------------------|--|---|---------------------------|-----|------|-----|------|--|
| t _{PD_HCSL} | Propagation delay CLKin-to-HCSL (1) | $R_T = 50 \Omega$ to GND, 0 | | 590 | | ps | | |
| t _{PD_CMOS} | Propagation delay CLKin-to-LVCMOS ⁽¹⁾ | C ₁ ≤ 5 pF | V _{CCO} = 3.3 V | | 1475 | | ps | |
| | | C _L ≥ 5 pr | $V_{CCO} = 2.5 \text{ V}$ | | 1550 | | | |
| t _{SK(O)} | Output skew ⁽²⁾⁽³⁾ | Skew specified betw | | 30 | | ps | | |
| t _{SK(PP)} | Part-to-part output skew ⁽¹⁾⁽⁴⁾ | Load conditions are propagation delay s | | 80 | | ps | | |


- (1) AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.
- Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.

 AC timing parameters for HCSL or LVCMOS are dependent on output capacitive loading.
- Output skew is the propagation delay difference between any two outputs with identical output buffer type and equal loading while operating at the same supply voltage and temperature conditions.



6.7 Typical Characteristics

Unless otherwise specified: $V_{CC} = 3.3 \text{ V}$, $V_{CCO} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, CLKin driven differentially, input slew rate $\geq 3 \text{ V/ns}$.



ZHCSI14 – APRIL 2018 www.ti.com.cn

TEXAS INSTRUMENTS

Typical Characteristics (continued)




Figure 7. PSRR vs. Ripple Frequency at 156.25 MHz




Figure 9. Propagation Delay vs. Temperature




Figure 8. PSRR vs. Ripple Frequency at 312.5 MHz




Figure 10. Crystal Power Dissipation vs. R_{LIM}




Figure 11. HCSL Phase Noise at 100 MHz



Parameter Measurement Information

Differential Voltage Measurement Terminology

The differential voltage of a differential signal can be described by two different definitions, causing confusion when reading data sheets or communicating with other engineers. This section will address the measurement and description of a differential signal so that the reader will be able to understand and discern between the two different definitions when used.

The first definition used to describe a differential signal is the absolute value of the voltage potential between the inverting and noninverting signal. The symbol for this first measurement is typically V_{ID} or V_{OD} depending on if an input or output voltage is being described.

The second definition used to describe a differential signal is to measure the potential of the noninverting signal with respect to the inverting signal. The symbol for this second measurement is V_{SS} and is a calculated parameter. Nowhere in the IC does this signal exist with respect to ground; it only exists in reference to its differential pair. V_{SS} can be measured directly by oscilloscopes with floating references, otherwise this value can be calculated as twice the value of V_{OD} as described in the first description.

Figure 12 illustrates the two different definitions side-by-side for inputs and Figure 13 illustrates the two different definitions side-by-side for outputs. The V_{ID} (or V_{OD}) definition show the DC levels, V_{IH} and V_{OI} (or V_{OH} and V_{OI}), that the noninverting and inverting signals toggle between with respect to ground. V_{SS} input and output definitions show that if the inverting signal is considered the voltage potential reference, the noninverting signal voltage potential is now increasing and decreasing above and below the noninverting reference. Thus the peak-to-peak voltage of the differential signal can be measured.

V_{ID} and V_{OD} are often defined as volts (V) and V_{SS} is often defined as volts peak-to-peak (V_{PP}).




Figure 12. Two Different Definitions for Differential Input Signals




Figure 13. Two Different Definitions for Differential Output Signals

Refer to Common Data Transmission Parameters and their Definitions (SNLA036) for more information.


TEXAS INSTRUMENTS

8 Detailed Description

8.1 Overview

The LMK00334-Q1 is a 4-output HCSL clock fanout buffer with low additive jitter that can operate up to 400 MHz. It features a 3:1 input multiplexer with an optional crystal oscillator input, two banks of two HCSL outputs, one LVCMOS output, and three independent output buffer supplies. The input selection and output buffer modes are controlled through pin strapping. The device is offered in a 32-pin WQFN package and leverages much of the high-speed, low-noise circuit design employed in the LMK04800 family of clock conditioners.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Crystal Power Dissipation vs. R_{LIM}

For Figure 10, the following applies:

- The typical RMS jitter values in the plots show the total output RMS jitter (J_{OUT}) for each output buffer type and the source clock RMS jitter (J_{SOURCE}). From these values, the Additive RMS Jitter can be calculated as: J_{ADD} = SQRT(J_{OUT}² J_{SOURCE}²).
- 20-MHz crystal characteristics: Abracon ABL series, AT cut, C_L = 18 pF, C_0 = 4.4 pF measured (7 pF maximum), ESR = 8.5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).
- 40-MHz crystal characteristics: Abracon ABLS2 series, AT cut, $C_L = 18$ pF, $C_0 = 5$ pF measured (7 pF maximum), ESR = 5 Ω measured (40 Ω maximum), and Drive Level = 1 mW maximum (100 μ W typical).



Feature Description (continued)

8.3.2 Clock Inputs

The input clock can be selected from CLKin0/CLKin0*, CLKin1/CLKin1*, or OSCin. Clock input selection is controlled using the CLKin_SEL[1:0] inputs as shown in Table 1. Refer to *Driving the Clock Inputs* for clock input requirements. When CLKin0 or CLKin1 is selected, the crystal circuit is powered down. When OSCin is selected, the crystal oscillator circuit will start up and its clock will be distributed to all outputs. Refer to *Crystal Interface* for more information. Alternatively, OSCin may be driven by a single-ended clock (up to 250 MHz) instead of a crystal.

Table 1. Input Selection

| CLKin_SEL1 | CLKin_SEL0 | SELECTED INPUT |
|------------|------------|-----------------|
| 0 | 0 | CLKin0, CLKin0* |
| 0 | 1 | CLKin1, CLKin1* |
| 1 | X | OSCin |

Table 2 shows the output logic state vs. input state when either CLKin0/CLKin0* or CLKin1/CLKin1* is selected. When OSCin is selected, the output state will be an inverted copy of the OSCin input state.

Table 2. CLKin Input vs. Output States

| STATE OF SELECTED CLKin | STATE OF ENABLED OUTPUTS |
|--|-----------------------------|
| CLKinX and CLKinX* inputs floating | Logic low |
| CLKinX and CLKinX* inputs shorted together | Logic low |
| CLKin logic low | Logic low |
| CLKin logic high | Logic high |

8.3.3 Clock Outputs

The HCSL output buffer for both Bank A and B outputs are can be disabled to Hi-Z using the CLKout_EN [1:0] as shown in Table 3. For applications where all differential outputs are not needed, any unused output pin should be left floating with a minimum copper length (see note below) to minimize capacitance and potential coupling and reduce power consumption. If all differential outputs are not used, TI recommends disabling (Hi-Z) the banks to reduce power. Refer to *Termination and Use of Clock Drivers* for more information on output interface and termination techniques.

NOTE

For best soldering practices, the minimum trace length for any unused pin should extend to include the pin solder mask. This way during reflow, the solder has the same copper area as connected pins. This allows for good, uniform fillet solder joints helping to keep the IC level during reflow.

Table 3. Differential Output Buffer Type Selection

| CLKout_EN | CLKoutX BUFFER TYPE (BANK A AND B) | | | | |
|-----------|---------------------------------------|--|--|--|--|
| 0 | HCSL | | | | |
| 1 | Disabled (Hi-Z) | | | | |

8.3.3.1 Reference Output

The reference output (REFout) provides a LVCMOS copy of the selected input clock. The LVCMOS output high level is referenced to the $V_{\rm CCO}$ voltage. REFout can be enabled or disabled using the enable input pin, REFout EN, as shown in Table 4.

Table 4. Reference Output Enable

| REFout_EN | REFout STATE |
|-----------|-----------------|
| 0 | Disabled (Hi-Z) |
| 1 | Enabled |

The REFout_EN input is internally synchronized with the selected input clock by the SYNC block. This synchronizing function prevents glitches and runt pulses from occurring on the REFout clock when enabled or disabled. REFout will be enabled within three cycles (t_{EN}) of the input clock after REFout_EN is toggled high. REFout will be disabled within three cycles (t_{DIS}) of the input clock after REFout_EN is toggled low.

When REFout is disabled, the use of a resistive loading can be used to set the output to a predetermined level. For example, if REFout is configured with a $1-k\Omega$ load to ground, then the output will be pulled to low when disabled.

8.4 Device Functional Modes

8.4.1 V_{CC} and V_{CCO} Power Supplies

The LMK00334-Q1 has separate 3.3-V core supplies (V_{CC}) and three independent 3.3-V or 2.5-V output power supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}). Output supply operation at 2.5 V enables lower power consumption and output-level compatibility with 2.5-V receiver devices. The output levels for HCSL are relatively constant over the specified V_{CCO} range. Refer to *Power Supply Recommendations* for additional supply related considerations, such as power dissipation, power supply bypassing, and power supply ripple rejection (PSRR).

NOTE

Take care to ensure the V_{CCO} voltages do not exceed the V_{CC} voltage to prevent turningon the internal ESD protection circuitry. **NSTRUMENTS**

www.ti.com.cn ZHCSI14 – APRIL 2018

9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

A common automotive PCIe application, such as ADAS (Advanced Driver Assistance Systems), requires several clocks and timing sources to drive the building blocks of the system. In a common ADAS system, the clock is distributed to an SoC, PCIe Switch, WiFi Controller, and Gigabit Ethernet to transmit high-speed video data from the IP-Based Cameras on the vehicle. The LMK00334-Q1 provides an automotive qualified solution that saves cost and space. When transmitting high-speed video data, the additive jitter of the buffer clock may noticeably impact performance. In order to optimize signal speed and cable length, system designs must account for this additive jitter. The LMK00334-Q1 is an ultra-low-jitter PCIe clock buffer suitable for current and future automotive PCIe applications.

9.2 Typical Application




Figure 14. Example Automotive Application

ZHCSI14 – APRIL 2018 www.ti.com.cn

TEXAS INSTRUMENTS

Typical Application (continued)

9.2.1 Design Requirements

9.2.1.1 Driving the Clock Inputs

The LMK00334-Q1 has two universal inputs (CLKin0/CLKin0* and CLKin1/CLKin1*) that can accept DC-coupled, 3.3-V or 2.5-V LVPECL, LVDS, CML, SSTL, and other differential and single-ended signals that meet the input requirements specified in *Electrical Characteristics*. The device can accept a wide range of signals due to its wide input common-mode voltage range (V_{CM}) and input voltage swing (V_{ID}) / dynamic range. For 50% duty cycle and DC-balanced signals, AC coupling may also be employed to shift the input signal to within the V_{CM} range. Refer to *Termination and Use of Clock Drivers* for signal interfacing and termination techniques.

To achieve the best possible phase noise and jitter performance, it is mandatory for the input to have high slew rate of 3 V/ns (differential) or higher. Driving the input with a lower slew rate will degrade the noise floor and jitter. For this reason, a differential signal input is recommended over single-ended because it typically provides higher slew rate and common-mode rejection. Refer to the *Noise Floor vs. CLKin Slew Rate* and *RMS Jitter vs. CLKin Slew Rate* plots in *Typical Characteristics*.

While TI recommends driving the CLKin/CLKin* pair with a differential signal input, it is possible to drive it with a single-ended clock provided it conforms to the single-ended input specifications for CLKin pins listed in the *Electrical Characteristics*. For large single-ended input signals, such as 3.3-V or 2.5-V LVCMOS, a 50- Ω load resistor should be placed near the input for signal attenuation to prevent input overdrive as well as for line termination to minimize reflections. Again, the single-ended input slew rate should be as high as possible to minimize performance degradation. The CLKin input has an internal bias voltage of about 1.4 V, so the input can be AC coupled as shown in Figure 15. The output impedance of the LVCMOS driver plus Rs should be close to 50 Ω to match the characteristic impedance of the transmission line and load termination.




Figure 15. Single-Ended LVCMOS Input, AC Coupling

A single-ended clock may also be DC-coupled to CLKinX as shown in Figure 16. A 50- Ω load resistor should be placed near the CLKin input for signal attenuation and line termination. Because half of the single-ended swing of the driver (V_{O,PP} / 2) drives CLKinX, CLKinX* should be externally biased to the midpoint voltage of the attenuated input swing ((V_{O,PP} / 2) × 0.5). The external bias voltage should be within the specified input common voltage (V_{CM}) range. This can be achieved using external biasing resistors in the k Ω range (R_{B1} and R_{B2}) or another low-noise voltage reference. This will ensure the input swing crosses the threshold voltage at a point where the input slew rate is the highest.




Figure 16. Single-Ended LVCMOS Input, DC Coupling With Common-Mode Biasing



Typical Application (continued)

If the crystal oscillator circuit is not used, it is possible to drive the OSCin input with an single-ended external clock as shown in Figure 17. The input clock should be AC coupled to the OSCin pin, which has an internally-generated input bias voltage, and the OSCout pin should be left floating. While OSCin provides an alternative input to multiplex an external clock, TI recommends using either universal input (CLKinX) because it offers higher operating frequency, better common-mode and power supply noise rejection, and greater performance over supply voltage and temperature variations.




Figure 17. Driving OSCin With a Single-Ended Input

9.2.1.2 Crystal Interface

The LMK00334-Q1 has an integrated crystal oscillator circuit that supports a fundamental mode, AT-cut crystal. The crystal interface is shown in Figure 18.




Figure 18. Crystal Interface

The load capacitance (C_L) is specific to the crystal, but usually on the order of 18 to 20 pF. While C_L is specified for the crystal, the OSCin input capacitance (C_{IN} = 1 pF typical) of the device and PCB stray capacitance (C_{STRAY} is approximately around 1 to 3 pF) can affect the discrete load capacitor values, C_1 and C_2 .

For the parallel resonant circuit, the discrete capacitor values can be calculated as follows:

$$C_L = (C_1 \times C_2) / (C_1 + C_2) + C_{IN} + C_{STRAY}$$
 (1)

Typically, $C_1 = C_2$ for optimum symmetry, so Equation 1 can be rewritten in terms of C_1 only:

$$C_L = C_1^2 / (2 \times C_1) + C_{IN} + C_{STRAY}$$
 (2)

Finally, solve for C₁:

$$C_1 = (C_1 - C_{IN} - C_{STRAY}) \times 2$$
 (3)

ZHCSI14 – APRIL 2018 www.ti.com.cn

TEXAS INSTRUMENTS

(4)

Typical Application (continued)

Electrical Characteristics provides crystal interface specifications with conditions that ensure start-up of the crystal, but it does not specify crystal power dissipation. The designer must ensure the crystal power dissipation does not exceed the maximum drive level specified by the crystal manufacturer. Overdriving the crystal can cause premature aging, frequency shift, and eventual failure. Drive level should be held at a sufficient level necessary to start up and maintain steady-state operation.

The power dissipated in the crystal, P_{XTAL}, can be computed by:

$$P_{XTAI} = I_{RMS}^2 \times R_{FSR} \times (1 + C_0/C_1)^2$$

where

I_{RMS} is the RMS current through the crystal.

crystal connected to OSCout with the oscillation circuit active.

- · R_{ESR} is the maximum equivalent series resistance specified for the crystal
- C_L is the load capacitance specified for the crystal
- C₀ is the minimum shunt capacitance specified for the crystal

I_{RMS} can be measured using a current probe (Tektronix CT-6 or equivalent, for example) placed on the leg of the

As shown in Figure 18, an external resistor, R_{LIM} , can be used to limit the crystal drive level, if necessary. If the power dissipated in the selected crystal is higher than the drive level specified for the crystal with R_{LIM} shorted, then a larger resistor value is mandatory to avoid overdriving the crystal. However, if the power dissipated in the crystal is less than the drive level with R_{LIM} shorted, then a zero value for R_{LIM} can be used. As a starting point, a suggested value for R_{LIM} is 1.5 k Ω .

9.2.2 Detailed Design Procedure

9.2.2.1 Termination and Use of Clock Drivers

When terminating clock drivers, keep these guidelines in mind for optimum phase noise and jitter performance:

- Transmission line theory should be followed for good impedance matching to prevent reflections.
- Clock drivers should be presented with the proper loads.
 - HCSL drivers are switched current outputs and require a DC path to ground through 50-Ω termination.
- Receivers should be presented with a signal biased to their specified DC bias level (common-mode voltage)
 for proper operation. Some receivers have self-biasing inputs that automatically bias to the proper voltage
 level; in this case, the signal should normally be AC coupled.

9.2.2.2 Termination for DC-Coupled Differential Operation

For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 19. Series resistors, Rs, may be used to limit overshoot due to the fast transient current. Because HCSL drivers require a DC path to ground, AC coupling is not allowed between the output drivers and the 50- Ω termination resistors.




Figure 19. HCSL Operation, DC Coupling



Typical Application (continued)

9.2.2.3 Termination for AC-Coupled Differential Operation

AC coupling allows for shifting the DC bias level (common-mode voltage) when driving different receiver standards. Because AC-coupling prevents the driver from providing a DC bias voltage at the receiver, it is important to ensure the receiver is biased to its ideal DC level.

9.2.3 Application Curve




Figure 20. HCSL Phase Noise at 100 MHz

ZHCSI14 – APRIL 2018 www.ti.com.cn

TEXAS INSTRUMENTS

10 Power Supply Recommendations

10.1 Current Consumption and Power Dissipation Calculations

The current consumption values specified in *Electrical Characteristics* can be used to calculate the total power dissipation and IC power dissipation for any device configuration. The total V_{CC} core supply current (I_{CC_TOTAL}) can be calculated using Equation 5:

 $I_{CC_TOTAL} = I_{CC_CORE} + I_{CC_BANKS} + I_{CC_CMOS}$

where

- I_{CC CORE} is the V_{CC} current for core logic and input blocks and depends on selected input (CLKinX or OSCin).
- I_{CC HCSL} is the V_{CC} current for Banks A and B
- I_{CC CMOS} is the V_{CC} current for the LVCMOS output (or 0 mA if REFout is disabled).

Because the output supplies (V_{CCOA} , V_{CCOB} , V_{CCOC}) can be powered from three independent voltages, the respective output supply currents ($I_{CCO_BANK_A}$, $I_{CCO_BANK_B}$, and I_{CCO_CMOS}) should be calculated separately.

 I_{CCO_BANK} for either Bank A or B may be taken as 50% of the corresponding output supply current specified for two banks (I_{CCO_HCSL}) **provided the output loading matches the specified conditions**. Otherwise, I_{CCO_BANK} should be calculated per bank as shown in Equation 6:

 $I_{CCO_BANK} = I_{BANK_BIAS} + (N \times I_{OUT_LOAD})$

where

- I_{BANK BIAS} is the output bank bias current (fixed value).
- I_{OUT LOAD} is the DC load current per loaded output pair.
- N is the number of loaded output pairs (N = 0 to 2).

(6)

Table 5 shows the typical I_{BANK BIAS} values and I_{OUT LOAD} expressions for HCSL.

Table 5. Typical Output Bank Bias and Load Currents

| CURRENT PARAMETER | HCSL |
|------------------------|--------|
| I _{BANK_BIAS} | 2.4 mA |
| OUT LOAD | VoH/Rt |

Once the current consumption is known for each supply, the total power dissipation (P_{TOTAL}) can be calculated by Equation 7:

$$P_{\text{TOTAL}} = (V_{\text{CC}} \times I_{\text{CC_TOTAL}}) + (V_{\text{CCOA}} \times I_{\text{CCO_BANK}}) + (V_{\text{CCOB}} \times I_{\text{CCO_BANK}}) + (V_{\text{CCOC}} \times I_{\text{CCO_CMOS}})$$

$$(7)$$

If the device is configured with HCSL outputs, then it is also necessary to calculate the power dissipated in any termination resistors (P_{RT HCSL}). The external power dissipation values can be calculated by Equation 8:

$$P_{RT \ HCSL}$$
 (per HCSL pair) = V_{OH}^2 / R_T (8)

Finally, the IC power dissipation (P_{DEVICE}) can be computed by subtracting the external power dissipation values from P_{TOTAL} as shown in Equation 9:

$$P_{DEVICE} = P_{TOTAL} - N \times P_{RT HCSL}$$

where

N is the number of HCSL output pairs with termination resistors to GND.



ZHCSI14-APRIL 2018 www.ti.com.cn

10.1.1 Power Dissipation Example: Worst-Case Dissipation

This example shows how to calculate IC power dissipation for a configuration to estimate worst-case power dissipation. In this case, the maximum supply voltage and supply current values specified in Electrical Characteristics are used:

- Max $V_{CC} = V_{CCO} = 3.465 \text{ V. Max } I_{CC}$ and I_{CCO} values.
- CLKin0/CLKin0* input is selected.
- Banks A and B are enabled, and all outputs are terminated with 50 Ω to GND.
- REFout is enabled with 5-pF load.
- $T_A = 105$ °C

Using the power calculations from the previous section and maximum supply current specifications, the user can compute P_{TOTAL} and P_{DEVICE}.

- From Equation 5: $I_{CC TOTAL} = 10.5 \text{ mA} + 58.5 \text{ mA} + 5.5 \text{ mA} = 74.5 \text{ mA}$
- From $I_{CCO\ HCSL}$ max spec: $I_{CCO\ BANK} = 50\%$ of $I_{CCO\ HCSL} = 40.75$ mA
- From Equation 7: $P_{TOTAL} = (3.465 \text{ V} \times 74.5 \text{ mA}) + (3.465 \text{ V} \times 40.75 \text{ mA})$ 10 mA) = 575.2 mW
- From Equation 8: $P_{RT \ HCSL} = (0.92 \ V)^2 / 50 \ \Omega = 16.9 \ mW$ (per output pair)
- From Equation 9: $P_{DEVICE} = 575.2 \text{ mW} (4 \times 16.9 \text{ mW}) = 510.4 \text{ mW}$

In this worst-case example, the IC device will dissipate about 510.4 mW or 88.7% of the total power (575.2 mW), while the remaining 11.3% will be dissipated in the termination resistors (64.8 mW for 4 pairs). Based on R_{0JA} of 38.1°C/W, the estimate die junction temperature would be about 19.4°C above ambient, or 104.4°C when $T_A =$ 85°C.

ZHCSI14 – APRIL 2018 www.ti.com.cn

TEXAS INSTRUMENTS

10.2 Power Supply Bypassing

The V_{CC} and V_{CCO} power supplies should have a high-frequency bypass capacitor, such as 0.1 μ F or 0.01 μ F, placed very close to each supply pin. 1- μ F to 10- μ F decoupling capacitors should also be placed nearby the device between the supply and ground planes. All bypass and decoupling capacitors should have short connections to the supply and ground plane through a short trace or via to minimize series inductance.

10.2.1 Power Supply Ripple Rejection

In practical system applications, power supply noise (ripple) can be generated from switching power supplies, digital ASICs or FPGAs, and so forth. While power supply bypassing will help filter out some of this noise, it is important to understand the effect of power supply ripple on the device performance. When a single-tone sinusoidal signal is applied to the power supply of a clock distribution device, such as LMK00334-Q1, it can produce narrow-band phase modulation as well as amplitude modulation on the clock output (carrier). In the single-side band phase noise spectrum, the ripple-induced phase modulation appears as a phase spur level relative to the carrier (measured in dBc).

For the LMK00334-Q1, power supply ripple rejection, or PSRR, was measured as the single-sideband phase spur level (in dBc) modulated onto the clock output when a ripple signal was injected onto the V_{CCO} supply. The PSRR test setup is shown in Figure 21.




Figure 21. PSRR Test Setup

A signal generator was used to inject a sinusoidal signal onto the V_{CCO} supply of the DUT board, and the peak-to-peak ripple amplitude was measured at the V_{CCO} pins of the device. A limiting amplifier was used to remove amplitude modulation on the differential output clock and convert it to a single-ended signal for the phase noise analyzer. The phase spur level measurements were taken for clock frequencies of 156.25 MHz and 312.5 MHz under the following power supply ripple conditions:

- Ripple amplitude: 100 mVpp on V_{CCO} = 2.5 V
- Ripple frequencies: 100 kHz, 1 MHz, and 10 MHz

Assuming no amplitude modulation effects and small index modulation, the peak-to-peak deterministic jitter (DJ) can be calculated using the measured single-sideband phase spur level (PSRR) as follows:

DJ (ps pk-pk) =
$$[(2 \times 10^{(PSRR / 20)}) / (\pi \times f_{CLK})] \times 10^{12}$$
 (10)

The *PSRR vs. Ripple Frequency* plots in *Typical Characteristics* show the ripple-induced phase spur levels at 156.25 MHz and 312.5 MHz. The LMK00334-Q1 exhibits very good and well-behaved PSRR characteristics across the ripple frequency range. The phase spur levels for HCSL are below -72 dBc at 156.25 MHz and below -63 dBc at 312.5 MHz. Using Equation 10, these phase spur levels translate to Deterministic Jitter values of 1.02 ps pk-pk at 156.25 MHz and 1.44 ps pk-pk at 312.5 MHz. Testing has shown that the PSRR performance of the device improves for $V_{CCO} = 3.3$ V under the same ripple amplitude and frequency conditions.

11 Layout

11.1 Layout Guidelines

For this device, consider the following guidelines:

- For DC-coupled operation of an HCSL driver, terminate with 50 Ω to ground near the driver output as shown in Figure 22.
- Keep the connections between the bypass capacitors and the power supply on the device as short as possible.
- Ground the other side of the capacitor using a low impedance connection to the ground plane.
- If the capacitors are mounted on the back side, 0402 components can be employed. However, soldering to the Thermal Dissipation Pad can be difficult.
- For component side mounting, use 0201 body size capacitors to facilitate signal routing.

11.2 Layout Example




Figure 22. LMK00334-Q1 Layout Example

TEXAS INSTRUMENTS

11.3 Thermal Management

Power dissipation in the LMK00334-Q1 device can be high enough to require attention to thermal management. For reliability and performance reasons the die temperature should be limited to a maximum of 125°C. That is, as an estimate, T_A (ambient temperature) plus device power dissipation times R_{AJA} should not exceed 125°C.

The package of the device has an exposed pad that provides the primary heat removal path as well as excellent electrical grounding to the printed-circuit board. To maximize the removal of heat from the package, a thermal land pattern including multiple vias to a ground plane must be incorporated on the PCB within the footprint of the package. The exposed pad must be soldered down to ensure adequate heat conduction out of the package.

A recommended land and via pattern is shown in Figure 23. More information on soldering WQFN packages can be obtained at: http://www.ti.com/packaging.




Figure 23. Recommended Land and Via Pattern

To minimize junction temperature, TI recommends building a simple heat sink into the PCB (if the ground plane layer is not exposed). This is done by including a copper area of about 2 square inches on the opposite side of the PCB from the device. This copper area may be plated or solder coated to prevent corrosion but should not have conformal coating (if possible), which could provide thermal insulation. The vias shown in Figure 23 should connect these top and bottom copper layers and to the ground layer. These vias act as *heat pipes* to carry the thermal energy away from the device side of the board to where it can be more effectively dissipated.



12 器件和文档支持

12.1 文档支持

www.ti.com.cn

12.1.1 相关文档

如需相关文档,请参阅以下内容:

- 《焊接的绝对最大额定值》(SNOA549)
- 《通用数据传输参数及其定义》(SNLA036)
- 《如何在 PCIe 应用中优化 时钟分配》,位于德州仪器 (TI) E2E 社区论坛上
- 《LMK00338EVM 用户指南》(SNAU155)
- 《半导体和 IC 封装热指标》(文献编号: SPRA953)

12.2 接收文档更新通知

如需接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收 产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

12.3 社区资源

下列链接提供到 TⅠ 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TⅠ 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

12.4 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.5 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



▲ SSD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请参阅左侧的导航栏。



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead finish/ Ball material | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Samples |
|------------------|------------|--------------|--------------------|------|----------------|--------------|-------------------------------|---------------------|--------------|-------------------------|---------|
| LMK00334RTVRQ1 | ACTIVE | WQFN | RTV | 32 | 1000 | RoHS & Green | SN | Level-3-260C-168 HR | -40 to 105 | K00334Q | Samples |
| LMK00334RTVTQ1 | ACTIVE | WQFN | RTV | 32 | 250 | RoHS & Green | SN | Level-3-260C-168 HR | -40 to 105 | K00334Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Quad Flatpack, No-Leads (QFN) package configuration.
 - D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. Falls within JEDEC MO-220.



重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司