


# TPS272C45 45MΩ 双通道智能高侧开关,带诊断

## 1 特性

- 适用于 24V 工业应用的低 R<sub>ON</sub> (典型值 45m Ω) 高侧开关
- 宽直流工作电压范围:6V至36V
- 24V 电源供电时具有低静态电流 (lq): 0.5mA/通道
- 固定 (5.8A) 及可调节 (0.5A 至 4A) 电流限制
- 用于浪涌电流管理的双电流限制阈值
- 可驱动电感、容性和电阻性负载
  - 集成输出钳位支持电感负载放电
    - 容性负载驱动可通过电流限制将浪涌电流峰值降 至更低
- 强大的输出保护
  - 热关断
  - 接地短路保护
  - 可配置故障处理
- 增强型诊断特性
  - 输出负载电流测量
  - 开路负载 (关闭状态)检测
- 封装: 24 引脚 QFN (5mm × 4mm)

## 2 应用

- 工业 PLC 系统
  - 数字输出模块
  - IO-Link 主站端口
  - 传感器电源
- 电机驱动器
- 楼宇自动化系统



功能模块图

## 3 说明

**TPS272C45** 器件是一款旨在满足工业控制系统要求的 双通道智能高侧开关。低 R<sub>DSON</sub> (45m Ω) 可更大程度 降低器件功耗,实现 100mA 至 3A 的宽输出负载电流 范围。TPS272C45A 提供一个额外的低压电源(3.3V 至 5V)输入引脚,从而更大程度地降低空载功耗。该 器件集成了多种保护功能,如热关断、输出钳位和过流 限制。这些功能可在发生故障(如短路)时提高系统的 稳健性。


**TPS272C45** 器件采用可调电流限制电路(0.5A 至 4A),通过减小驱动大容性负载时的浪涌电流并尽可 能降低过载电流,提高了系统的可靠性。该器件还可配 置浪涌电流持续时间,可通过较高的电流驱动高浪涌电 流负载(如灯)或快速为容性负载充电。该器件还可提 供精确的负载电流感应,以提高负载诊断功能,从而更 好地进行预测性维护。

TPS272C45 采用引脚间距为 0.5mm 的 24 引脚 5mm × 4mm 小型 QFN 无引线封装,从而更大程度减小 PCB 尺寸。

#### 器件信息<sup>(1)</sup>

器件型号	封装	封装尺寸(标称值)			
TPS272C45	QFN (24)	5mm × 4mm			

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



典型应用原理图



## **Table of Contents**

1 特性	1
2 应用	
3 说明	1
4 Revision History	2
5 Device Comparison Table	3
6 Pin Configuration and Functions	4
6.1 Recommended Connections for Unused Pins	<b>5</b>
7 Specifications	6
7.1 Absolute Maximum Ratings	6
7.2 ESD Ratings	
7.3 Recommended Operating Conditions	6
7.4 Thermal Information	7
7.5 Electrical Characteristics	
7.6 SNS Timing Characteristics	12
7.7 Switching Characteristics	12
8 Parameter Measurement Information	
9 Detailed Description	16
9.1 Overview	16

9.2 Functional Block Diagram	17
9.3 Feature Description	
9.4 Device Functional Modes	
10 Application and Implementation	
10.1 Application Information	
10.2 Typical Application	
11 Power Supply Recommendations	
12 Layout	41
12.1 Layout Guidelines	
12.2 Layout Example	
13 Device and Documentation Support	42
13.1 接收文档更新通知	
13.2 支持资源	
13.3 Trademarks	
13.4 静电放电警告	
13.5 术语表	
14 Mechanical, Packaging, and Orderable	
Information	43

**4 Revision History** 注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES
December 2020	*	Initial Release.




## **5** Device Comparison Table

Device	Low Voltage (VDD) Input Pin	Integrated Clamp for Inductive Loads	Advantage			
TPS272C45A	Yes	Yes	Lower device power dissipation with most of the quiescent current drawn from the lower voltage supply input - enables reduced total heat dissipation and thus smaller module sizes.			
TPS272C45B	No	Yes	Lower system costs with a single power supply (cost of a low voltage regulator is avoided).			
TPS272C45C	No	No	Enables usage of external TVS Clamp for high inductive loading.			

## 表 5-1. Device Options



## **6** Pin Configuration and Functions



## 图 6-1. RHF Package 24-Pin QFN Top View

#### 表 6-1. Pin Functions

	PIN		1/0	DESCRIPTION
NAME	TPS272C45A	TPS272C45B, C	"0	DESCRIPTION
DIA_EN	12	12	I	Enables diagnostic functionality.
SEL	13	13	I	SEL = 0: SNS pin measures channel 1 load current or fault output SEL = 1: SNS pin measures channel 2 load current or fault output.
LATCH	14	14	I	Sets retry behavior. LATCH =0: auto-retry after faults or LATCH =1: latch off after faults.
EN2	15	15	I	Enables channel 2 output current.
EN1	16	16	I	Enables channel 1 output current.
GND	17	17	GND	Device ground.
ILIMD	18	18	0	Connect R <sub>ILIMD</sub> to GND to set higher inrush current limit time duration.
ILIM2	20	20	0	Connect R <sub>ILIM2</sub> to GND to set Channel 2 current limit.
ILIM1	21	21	0	Place R <sub>ILIM1</sub> to GND to set Channel 1 current limit.
PowerPad	Pad	Pad	-	.Heat dissipation pad - connect to device GND. Maximize PCB copper area for the best heat dissipation.
VS	23-24, 8-9	23-24, 8-9	I	Primary Input Supply, connect through vias down to a power plane to connect the two set of VS power pins.
VOUT1	1-3	1-3	0	Channel 1 output.
NC	4,22	4,22		No connect pin, leave unconnected.
VOUT2	5-7	5-7	0	Channel 2 output.
FLT	10	10	0	Open drain output with pulldown to signal fault (Active low signal).
SNS	11	11	0	Analog current output corresponding to load current - Connect a resistor to GND to convert to voltage.
VDD	19	-	I	Low voltage supply input for digital core.
GND	-	19	I	Tie to IC ground (Version B, C).



#### 6.1 Recommended Connections for Unused Pins

The TPS272C45 is designed to provide an enhanced set of diagnostic and protection features. However, if the system design only allows for a limited number of I/O connections, some pins may be considered as optional.

PIN NAME	CONNECTION IF NOT USED	IMPACT IF NOT USED		
SNS	Ground through $1-k \Omega$ resistor	Analog current sense is not available.		
LATCH	GND pin of IC	With LATCH unused (pin grounded), the device will auto-retry after a fault. If latched behavior is desired, but the system describes limited I/O, it is possible to use one microcontroller output to control the latch function of several high-side channels.		
ILIMD	GND pin of IC	If ILIMD pin is connected to IC_GND, the current limit threshold will be at a constant value determined by the ILIM1/ILIM2 resistor values (delay time of zero).		
ILIM1/ILIM2	GND pin of IC	If either ILIMx pin is left floating or connected to IC_GND, the device will be set to the default internal current-limit threshold.		
FLT	GND pin of IC	If the FLT pin is unused, the system cannot read faults from the output.		
SEL	GND pin of IC	With SEL unused, only channel one current sensing or Fault reporting is available.		
DIA_EN	GND pin of IC	With DIA_EN unused, the analog current sense, open-load, and short-to- battery diagnostics are not available.		
VDD	GND pin of IC	With VDD unused, all supply current will be drawn from the primary supply.		

#### 表 6-2. Connections for Optional Pins

## 7 Specifications

#### 7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Continuous supply voltage		-0.7	48	V
Transient (< 200 us) voltage at the supply pin	, VS, with respect to IC GND pin	-0.7	54	V
Low voltage supply pin voltage, $V_{VDD_Max}$		- 1	5.5	V
Enable pin voltage, $V_{EN1}$ and $V_{EN2}$		- 1	V <sub>VS</sub>	V
LATCH pin voltage, V <sub>LATCH</sub>		- 1	V <sub>VS</sub>	V
Diagnostic Enable pin voltage, V <sub>DIA_EN</sub>		- 1	V <sub>VS</sub>	V
Sense pin voltage, V <sub>SNS</sub>		- 1	V <sub>VS</sub>	V
FLT pin voltage, V <sub>FLT</sub>	FLT pin voltage, V <sub>FLT</sub>	- 1	V <sub>VS</sub>	V
Select pin voltage, V <sub>SEL</sub>		- 1	V <sub>VS</sub>	V
Reverse ground current, I <sub>GND</sub>	V <sub>S</sub> < 0 V		- 50	mA
Junction temperature, T <sub>J</sub>			150	°C
Storage temperature, T <sub>stg</sub>		- 65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute maximum rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

				VALUE	UNIT
V <sub>(ESD1)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	All pins except VS and OUTx	±2000	V
V <sub>(ESD2</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	VS and OUTx with respect to GND	±4000	V
V <sub>(ESD3)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins <sup>(2)</sup>	All pins	±750	V
V <sub>(ESD4)</sub>	Electrostatic discharge	Contact discharge, per IEC 61000-4-2 <sup>(3)</sup>	VS, OUTx pins	±8000	V
V <sub>(surge)</sub>	Electrostatic discharge	Surge protection with 42 $\Omega,$ per IEC 61000-4-5; 1.2/50 $~\mus^{(3)}$	VS, OUTx pins	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

(3) Tested with application circuit and supply voltage (VS) of 24-V, with output both enabled and disabled

## 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
V <sub>VS_OPMAX</sub>	Nominal supply voltage	Nominal supply voltage		36	V
V <sub>VDD</sub>	Low Voltage Supply Voltage		3.0	5.5	V
V <sub>EN1</sub> , V <sub>EN2</sub>	Enable voltage	Enable voltage		36	V
V <sub>LATCH</sub>	LATCH voltage		- 1	36	V
V <sub>DIA_EN</sub>	Diagnostic Enable voltage	Diagnostic Enable voltage		36	V
V <sub>FLT</sub>	FLT pin voltage	FLT pin voltage	- 1	36	V
V <sub>SEL</sub>	Select voltage		- 1	36	V
V <sub>SNS</sub>	Sense voltage		- 1	7	V



## 7.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted) <sup>(1)</sup>

	MIN	MAX	UNIT
T <sub>A</sub> Operating free-air temperature	- 40	125	°C

(1) All operating voltage conditions are measured with respect to device GND

## 7.4 Thermal Information

		TPS272C45	
	THERMAL METRIC <sup>(1)</sup> <sup>(2)</sup>	RHF (QFN)	UNIT
		24 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	32.2	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	22.5	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	10.2	°C/W
ΨJT	Junction-to-top characterization parameter	0.3	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	10.2	°C/W
R <sub>0 JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	0.7	°C/W

(1) For more information about traditional and new thermal metrics, see the SPRA953 application report.

(2) The thermal parameters are based on a 4-layer PCB according to the JESD51-5 and JESD51-7 standards.

## 7.5 Electrical Characteristics

 $V_{\rm S}$  = 6 V to 36 V,  $T_{\rm J}$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
INPUT VO	LTAGE AND CURRENT	· · · · ·				
V <sub>DS,Clamp</sub>	V <sub>DS</sub> clamp voltage	FET current = 10 mA, V <sub>S</sub> = 24 V	49		61	V
V <sub>OVPR</sub>	V <sub>VS</sub> overvoltage protection rising	Measured with respect to the GND pin of the device, ENx = HI	43	45	47	V
V <sub>OVPRF</sub>	V <sub>VS</sub> overvoltage protection recovery falling	Measured with respect to the GND pin of the device, ENx = HI	41	43	45	V
V <sub>OVPRH</sub>	V <sub>VS</sub> overvoltage protection deglitch time	Time from triggering the OVP fault to FET turn-off	30	72	85	μs
V <sub>SUVLOR</sub>	V <sub>VS</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device	3.4	3.8	4.2	V
V <sub>SUVLOF</sub>	V <sub>VS</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device	2.1	2.5	2.85	V
V <sub>DDUVLOF</sub>	V <sub>DD</sub> undervoltage lockout falling	Measured with respect to the GND pin of the device	2.7	2.8	2.9	V
V <sub>DDUVLOR</sub>	V <sub>DD</sub> undervoltage lockout rising	Measured with respect to the GND pin of the device	2.8	2.88	2.98	V
П	Continuous load current,	One channel enabled, T <sub>A</sub> = 85°C		4.0		А
IL <sub>NOM</sub>	per channel	Two channels enabled, T <sub>A</sub> = 85°C		3.0		А
1	Output leakage current	VS <= 36 V, T <sub>J</sub> = 85°C V <sub>ENx</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V	0	0.5	3.0	μA
I <sub>OUT</sub> (OFF)	(per channel)	VS <= 36V, T <sub>J</sub> = 150°C V <sub>ENx</sub> = V <sub>DIA_EN</sub> = 0 V, V <sub>OUT</sub> = 0 V	0	1	20	μA
I <sub>Q_VS_DS</sub>	Quiescent current from VS supply, Dual Supply input, both channels diagnostics disabled	$\label{eq:VVS} \begin{split} V_{VS} \leqslant 36 \text{ V},  V_{VDD} &= 5 \text{ V},  V_{ENx} = \text{HI }  V_{DIA\_EN} = 0, \\ I_{OUTx} &= 0 \end{split}$		1.0	1.4	mA



 $V_S$  = 6 V to 36 V,  $T_J$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
I <sub>Q_VDD_DS</sub>	Quiescent current from VDD supply, Dual Supply input, both channels enabled, diagnostics disabled.	$V_{VS} \leqslant 36$ V, $V_{VDD}$ = 3.3 V I <sub>OUTx</sub> = 0	$_{\rm VS} \leqslant$ 36 V, V_{\rm VDD} = 3.3 V, V_{ENx} = HI V_{\rm DIA\_EN} = 0, $_{\rm UTx}$ = 0		1.7	2.5	mA
I <sub>Q_VDD_DS</sub>	Quiescent current from VDD supply, Dual Supply input, both channels enabled, diagnostics disabled.	$V_{VS} \leqslant 36$ V, $V_{VDD}$ = 5 V, V I <sub>OUTx</sub> = 0	$_{\rm S} \leqslant 36$ V, V_{VDD} = 5 V, V_{\rm ENx} = HI V_{DIA_EN} = 0, $_{\rm Tx}$ = 0		1.8	2.6	mA
I <sub>Q_VS_DIA_D</sub> S	Quiescent current from VS supply, Dual Supply input, both channels enabled, diagnostics enabled	$V_{S} \leqslant$ 36 V, $V_{VDD}$ = 5 V, V I <sub>OUTx</sub> = 0	<sub>ENX</sub> = HI V <sub>DIA_EN</sub> = 0 V,		1.95	2.6	mA
I <sub>Q_VS_SS</sub>	Quiescent current from VS supply, Single Supply input, both channels enabled, diagnostics enabled	$V_{VS} \leqslant 36$ V, $V_{VDD}$ = 0 V, V I <sub>OUTx</sub> = 0	$V_{\rm VS} \leqslant$ 36 V, V <sub>VDD</sub> = 0 V, V <sub>ENx</sub> = HI V <sub>DIA_EN</sub> = 0 V, <sub>DUTx</sub> = 0			3.2	mA
RON CHAF	ACTERISTICS	•					
	On-resistance		T <sub>J</sub> = 25°C		45		mΩ
	(Includes MOSFET and	$6 V \leq V_S \leq 36 V, I_{OUT1}$ = $I_{OUT2}$ = 500 mA	T <sub>J</sub> = 85°C			68	mΩ
D	package)	10012 000 11. 1	T <sub>J</sub> = 125°C			78	mΩ
R <sub>ON</sub>	On-resistance when	$6~V \leqslant V_S \leqslant 36~V,~I_{OUT1}$	T <sub>J</sub> = 25°C		23	27	mΩ
	channels are paralleled (Includes MOSFET and	$= I_{OUT2} > 500 \text{ mA.}$ V <sub>EN1</sub> tied to V <sub>EN2</sub> , V <sub>OUT1</sub>	T <sub>J</sub> = 85°C			34	mΩ
	package)	tied to $V_{OUT2}$	T <sub>J</sub> = 125°C			39	mΩ
CURRENT	SENSE CHARACTERISTI	cs					
K <sub>SNS</sub>	Current sense ratio I <sub>OUTx</sub> / I <sub>SNS</sub>	I <sub>OUTX</sub> = 1 A			1200		
I <sub>SNSI</sub>	Sense current output	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 4 A		3.3		mA
I <sub>SNSI</sub>	Current sense accuracy	$V_{EN} = V_{DIA_{EN}} = 5 V$	I <sub>OUT</sub> = 4 A	- 3		3	%
I <sub>SNSI</sub>	Sense current output	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 2 A, 0 A in other channel		1.66		mA
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel	$V_{EN} = V_{DIA_{EN}} = 5 V$	I <sub>OUT</sub> = 2 A, 0 A in other channel	- 4		4	%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 2 A, 1 A in other channel		-0.8		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 2 A, 2 A in other channel		-1.6		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 2 A, 3 A in other channel		-2.3		%
I <sub>SNSI</sub>	Sense current output	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 1 A, 0 A in other channel		0.833		mA
I <sub>SNSI</sub>	Current sense accuracy	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 1 A, 0 A in other channel	- 4		4	%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 1 A, 1 A in other channel		-1.5		%



 $V_S$  = 6 V to 36 V,  $T_J$  = -40°C to 125°C (unless otherwise noted)

	PARAMETER	TEST C	ONDITIONS	MIN TYP	MAX	UNIT
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 1 A, 2 A in other channel	-3.0		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	$V_{EN} = V_{DIA_{EN}} = 5 V$	I <sub>OUT</sub> = 1 A, 3 A in other channel	-5.0		%
I <sub>SNSI</sub>	Sense current output	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 500 mA, 0 A in other channel	0.417		mA
I <sub>SNSI</sub>	Current sense accuracy	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 500 mA, 0 A in other channel	- 6	6	%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 500 mA, 1 A in other channel	-3.0		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 500 mA, 2 A in other channel	-6.1		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 500 mA, 3 A in other channel	-9.0		%
I <sub>SNSI</sub>	Sense current output	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 200 mA, 0 A in other channel	0.167		mA
I <sub>SNSI</sub>	Current sense accuracy	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 200 mA, 0 A in other channel	- 10	10	%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 200 mA, 1 A in other channel	-7.8		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 200 mA, 2 A in other channel	-15.6		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 200 mA, 3 A in other channel	-23		%
I <sub>SNSI</sub>	Sense current output	$V_{EN} = V_{DIA_{EN}} = 5 V$	I <sub>OUT</sub> = 100 mA, 0 A in other channel	0.083		mA
I <sub>SNSI</sub>	Current sense accuracy	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 50 mA, 0 A in other channel	- 25	25	%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 100 mA, 1 A in other channel	-15.3		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 100 mA, 2 A in other channel	-30.6		%
I <sub>SNSI</sub>	Shift in sense current relative to no current in the other channel <sup>(3)</sup>	V <sub>EN</sub> = V <sub>DIA_EN</sub> = 5 V	I <sub>OUT</sub> = 100 mA, 3 A in other channel	-46		%
I <sub>SNSI</sub>	Sense current output	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 50 mA, 0 A in other channel	0.0416		mA
I <sub>SNSI</sub>	Current sense accuracy	$V_{\rm EN} = V_{\rm DIA\_EN} = 5 V$	I <sub>OUT</sub> = 50 mA, 0 A in other channel	- 25	25	%
I <sub>SNSI</sub> Paralleled	Paralleled channels current sense accuracy multiplier	$V_{EN1}$ tied to $V_{EN2}$ , $V_{OUT}$	1 tied to V <sub>OUT2</sub>	1.0	1.2	
SNS CHA	RACTERISTICS	1				
I <sub>SNSFH</sub>	I <sub>SNS</sub> fault high-level	$V_{DIA\_EN}$ = HI device in F Vs>10V	ELT state of CH selected,	3.6 4.5	5.3	mA



 $V_S = 6 V$  to 36 V,  $T_J = -40^{\circ}C$  to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
I <sub>SNS_HR</sub>	V <sub>S</sub> - V <sub>SNS</sub> headroom needed for current sense functionality	V <sub>S</sub> = 6V, I <sub>SNS</sub> = 4 mA	V <sub>S</sub> = 6V, I <sub>SNS</sub> = 4 mA			2.2	V
I <sub>SNSleak</sub>	I <sub>SNS</sub> leakage	V <sub>DIA_EN</sub> = HI, V <sub>EN</sub> = HI, I <sub>L</sub>	= 0 mA			5.0	μA
CURRENT	LIMIT CHARACTERISTICS	5					
I <sub>CL</sub>	Current limitation Level	Heavy overload condition	R <sub>ILIMx</sub> = GND, open, or out of range,	4.3	5.8	6.6	А
I <sub>CL</sub>	Current limitation Level	Heavy overload condition	$R_{ILIMx} = 5 \text{ k} \Omega$ , $V_{VS}$ - $V_{VOUT}$ > 2 V	2.96	4	4.4	А
I <sub>CL_LINPK</sub>	Overcurrent limit threshold <sup>(1)</sup>	Overload condition	R <sub>ILIMx</sub> = 5 k Ω			4.68	А
I <sub>CL</sub>	Current limitation Level	Heavy overload condition	$R_{ILIMx}$ = 10 k $\Omega$ , V <sub>VS</sub> - V <sub>VOUT</sub> > 2 V	1.48	2	2.2	А
I <sub>CL_LINPK</sub>	Overcurrent limit threshold <sup>(1)</sup>	Overload condition	R <sub>ILIMx</sub> = 10 k Ω			2.34	А
I <sub>CL</sub>	Current limitation Level	Heavy overload condition	$R_{ILIMx}$ = 20 k $\Omega$ , V <sub>VS</sub> - V <sub>VOUT</sub> > 2 V	0.74	1	1.1	А
I <sub>CL_LINPK</sub>	Overcurrent limit threshold <sup>(1)</sup>	Overload condition	R <sub>ILIMx</sub> = 20 k Ω			1.17	А
I <sub>CL</sub>	Current limitation Level	Heavy overload condition	Heavy overload condition $R_{ILIMx} = 40 \text{ k} \Omega$ , $V_{VS}$ - $V_{VOUT} > 2 V$		0.5	0.58	А
I <sub>CL_LINPK</sub>	Overcurrent limit threshold <sup>(1)</sup>	Dverload condition $R_{ILIMx} = 40 \text{ k} \Omega$				0.62	А
K <sub>CL</sub>	Current Limit Ratio		l		20		<b>Α * k</b> Ω
I <sub>CL_ENPS</sub>	Peak current prior to regulation when switch is enabled	$R_{ILIMx} = 5 k \Omega$ to 20 k $\Omega$ , V 100 m $\Omega$ ) load	$R_{ILIMx} = 5 \text{ k} \Omega$ to 20 k $\Omega$ , VS = 24V, short circuit (< 00 m $\Omega$ ) load			2.7 times I <sub>CL</sub>	A
I <sub>CL_OVCR</sub>	Peak current threshold when short is applied while switch enabled	$R_{ILIMx} = 5 k \Omega$ to 20 k $\Omega$ , VS = 24V, short circuit (< 100 m $\Omega$ ) load	$R_{ILIMx} = 5 k \Omega$ to 20 k $\Omega$ , VS = 24V, short circuit (< 100 m $\Omega$ ) load			4.0 times I <sub>CL</sub>	А
Range <sub>DELA</sub> Y	Adjustable delay time for higher current limit at startup (nominal range)	Resistor settable in discre	te steps	0		22	ms
I <sub>CL,PARALLE</sub> L	Paralled Channels Current Limit Accuracy Multiplier	$V_{\text{EN1}}$ tied to $V_{\text{EN2}}, V_{\text{OUT1}}$ tied to $V_{\text{OUT2}}$	$R_{ILIMx} = 5 k \Omega$ to 40 k $\Omega$		2		
FAULT CH	ARACTERISTICS						
V <sub>OL_FLT</sub>	Output voltage low level - FLT pin	I_FLT pin current = 1 mA				0.2	V
V <sub>OLd</sub>	Open-load (OL, wire break) detection internal pull-up resistor	V <sub>ENx</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V		125	150	180	kΩ
V <sub>OL_off</sub>	Open-load (OL, wire break) detection voltage	$V_{ENx} = 0 V, V_{DIA_EN} = 5 V$		2.0	2.5	3.0	V
t <sub>OL1</sub>	Open Load (OL, wire break) or short to supply indication-time from EN_x falling	$V_{ENx} = 5 V \text{ to } 0 V, V_{DIA_EN}$ $I_{OUT} = 0 \text{ mA}, V_{OUTx} = 4 V$	$V_{ENx} = 5 \text{ V to } 0 \text{ V}, \text{ V}_{DIA_{EN}} = 5 \text{ V}, \text{ V}_{SEL} = X^{(2)}$ OUT = 0 mA, $V_{OUTx} = 4 \text{ V}$		300	420	μs
t <sub>OL2</sub>	Open Load (wire break) or short to supply indication-time from DIA_EN rising	$V_{ENx} = 0 V, V_{DIA_EN} = 0 V$ $I_{OUT} = 0 mA, V_{OUTx} = 4 V$	to 5 V, V <sub>SEL</sub> = X <sup>(2)</sup>			50	μs



 $V_S = 6 V$  to 36 V,  $T_J = -40^{\circ}$ C to 125°C (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
t <sub>OL3</sub>	Open Load (wire break) or short to supply indication-time from V <sub>OUT</sub> rising	V <sub>ENx</sub> = 0 V, V <sub>DIA_EN</sub> = 5 V, I <sub>OUT</sub> = 0 mA, V <sub>OUTx</sub> = 0 V				50	μs
T <sub>ABS</sub>	Thermal shutdown			160	185	210	°C
T <sub>HYS</sub>	Thermal shutdown hysteresis				27	35	°C
V <sub>ol_FLT</sub>	Fault low-output voltage	I <sub>FLT</sub> = 2 mA, sink current i	2 mA, sink current into the pin			0.4	V
t <sub>RETRY</sub>	Retry time		e from fault shutdown until switch re-enable rmal shutdown or current limit).		2	3	ms
EN1 AND E	N2 PIN CHARACTERISTI	CS <sup>(2)</sup>				I	
V <sub>IL, ENx</sub>	Input voltage low-level					0.8	V
V <sub>IH, ENx</sub>	Input voltage high-level			2			V
VIHYS, ENX	Input voltage hysteresis				350		mV
R <sub>ENx</sub>	Internal pulldown resistor			0.8	1.5	2.5	MΩ
I <sub>IH, EN</sub>	Input current high-level	V <sub>EN</sub> = 5 V			5		μA
DIA_EN PII	N CHARACTERISTICS <sup>(2)</sup>					1	
VIL, DIA_EN	Input voltage low-level					0.8	V
VIH, DIA_EN	Input voltage high-level			2			V
V <sub>IHYS,</sub> DIA_EN	Input voltage hysteresis			200	350	530	mV
R <sub>DIA_EN</sub>	Internal pulldown resistor			0.8	1.5	2.5	MΩ
I <sub>IH, DIA EN</sub>	Input current high-level	V <sub>DIA EN</sub> = 5 V		2.5	5.0	10.0	μA
SEL Chara	cteristics					I	
VIL, SEL	Input voltage low-level					0.8	V
VIH, SEL	Input voltage high-level			2			V
VIHYS, SEL	Input voltage hysteresis			200	350	530	mV
R <sub>SEL</sub>	Internal pulldown resistor			0.8	1.5	2.5	MΩ
I <sub>IH, SEL</sub>	Input current high-level	V <sub>DIA_EN</sub> = 5 V	V <sub>DIA_EN</sub> = 5 V	2.5	5.0	10.0	μA
LATCH PIN	CHARACTERISTICS <sup>(2)</sup>	1					
VIL, LATCH	Input voltage low-level					0.8	V
V <sub>IH, LATCH</sub>	Input voltage high-level			2			V
V <sub>IHYS,</sub> latch	Input voltage hysteresis			200	350	530	mV
R <sub>LATCH</sub>	Internal pulldown resistor			0.8	1.5	2.5	MΩ
IIH, LATCH	Input current high-level	V <sub>LATCH</sub> = 5 V	1	2.5	5.0	10.0	μA

(1) The maximum current output under overload condition before current limit regulation

(2) SEL must be set to select the relevant channel. Diagnostics are performed on Channel 1 when SEL = 0 and diagnostics are performed on channel 2 when SEL = 1

(3) The shift and error in sensed current from crosstalk with current in the other channel will be corrected in the final production version of Silicon.



## 7.6 SNS Timing Characteristics

 $V_S = 6 V$  to 36 V,  $T_J = -40^{\circ}$ C to  $+125^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SNS TIMI	NG - CURRENT SENSE					
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN 50% of $V_{DIA_{EN}}$ to 95% of settled ISNS				30	μs
t <sub>SNSION1</sub>	Settling time from rising edge of DIA_EN 50% of $V_{DIA_{EN}}$ to 95% of settled ISNS				60	μs
t <sub>SNSION2</sub>	Settling time from rising edge of EN and DIA_EN 50% of V_{DIA_EN} V <sub>EN</sub> to 95% of settled I <sub>SNS</sub>	$V_{\text{ENx}} = V_{\text{DIA\_EN}} = 0 \text{ V to 5 V}$ $V_{\text{S}} = 24 \text{ V},  \overline{\text{R}_{\text{SNS}}} = 1 \text{ k} \Omega,  \text{R}_{\text{L}} = 12  \Omega$			85	μs
t <sub>SNSIOFF1</sub>	Settling time from falling edge of DIA_EN	$V_{ENx} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V} \text{ to } 0 \text{ V}$ $R_{SNS} = 1 \text{ k} \Omega, I_L = 2 \text{ A}$			20	μs
t <sub>SETTLEH</sub>	Settling time from rising edge of load step	$V_{EN1}$ = 5 V, $V_{DIA\_EN}$ = 5 V R <sub>SNS</sub> = 1 k $\Omega$ , I <sub>OUT</sub> = 0.8 A to 2 A			20	μs
t <sub>SETTLEL</sub>	Settling time from falling edge of load step	$V_{ENx} = 5 \text{ V}, V_{DIA\_EN} = 5 \text{ V}$ $R_{SNS} = 1 \text{ k} \Omega$ , $I_{OUT} = 2 \text{ A to } 0.8 \text{ A}$			20	μs
SNS TIMI	NG - MULTIPLEXER				·	
t <sub>MUX</sub>	Settling time from current sense on CHx to CHy				20	μs

## 7.7 Switching Characteristics

 $V_S$  = 6 V to 36 V,  $T_J$  = -40°C to +125°C (unless otherwise noted)

	Parameter	Test Conditions	Min	Тур	Max	Unit
t <sub>DR</sub>	CH1 and CH2 Turnon delay time	$V_{S}$ = 24 V, $R_{L}$ = 48 $\Omega$ 50% of EN to 10% of VOUT	20	30	40	μs
t <sub>DF</sub>	CH1 and CH2 Turnoff delay time	$V_{\rm S}$ = 24 V, R <sub>L</sub> = 48 $\Omega$ 50% of EN to 90% of VOUT	15	35	55	μs
SR2 <sub>R</sub>	VOUTx rising slew rate	$V_{S}$ = 24 V, 25% to 75% of $V_{OUT},$ $R_{L}$ = 48 $\Omega$	0.4	0.6	0.8	V/µs
SR2 <sub>F</sub>	VOUTx falling slew rate	$V_{S}$ = 24 V, 75% to 25% of $V_{OUT},$ $R_{L}$ = 48 $\Omega$	0.5	0.9	1.2	V/µs
f <sub>max</sub>	Maximum PWM frequency				1	kHz
t <sub>ON</sub>	CH1 and CH2 Turnon time	$V_{S}$ = 24 V, $R_{L}$ = 48 $\Omega$ $$ 50% of EN to 90% of VOUT		40	70	μs
t <sub>OFF</sub>	CH1 and CH2 Turnoff time	$V_{S}$ = 24 V, $R_{L}$ = 48 $\Omega$ $$ 50% of EN to 10% of VOUT		35	70	μs
t <sub>ON</sub> - t <sub>OFF</sub>	CH1 and CH2 Turnon and off matching	1ms ON time switch enable pulse V <sub>BB</sub> = 24 V, R <sub>L</sub> = 48 Ω	- 25	0	25	μs
<sup>Δ</sup> PWM	CH1 and CH2 PWM accuracy - average load current	200-µs enable pulse, V <sub>S</sub> = 24 V, R <sub>L</sub> = 48 $\Omega$ F = f <sub>max</sub>	- 12.5	0	12.5	%
<sup>∆</sup> PWM	CH1 and CH2 PWM accuracy - average load current	100-μs enable pulse, V <sub>S</sub> = 24 V, R <sub>L</sub> = 48 Ω F = f <sub>max</sub>	- 25	0	25	%
t <sub>ON</sub> - t <sub>OFF</sub>	CH1 Turnon and off timing matching	100-µs enable pulse, V <sub>S</sub> = 24 V, R <sub>L</sub> = 48 $\Omega$ F = f <sub>max</sub>	- 25	0	25	ha




#### 7.7 Switching Characteristics (continued)

 $V_S = 6 V$  to 36 V,  $T_J = -40^{\circ}$ C to  $+125^{\circ}$ C (unless otherwise noted)

Parameter		Test Conditions	Min	Тур	Мах	Unit
t <sub>ON</sub> - t <sub>OFF</sub>	0 0	100-µs enable pulse, V_S = 24 V, R_L = 48 $_{\Omega}$ F = f_max	- 25	0	25	μs




## **8 Parameter Measurement Information**



A. Rise and fall time of  $V_{\text{EN}}$  is 100 ns.







Rise and fall times of control signals are 100 ns. Control signals include: EN, DIA\_EN, SEL SEL pin must be set to the appropriate value.

### 图 8-3. SNS Timing Characteristics Definitions



## 9 Detailed Description

## 9.1 Overview

The TPS272C45 device is a dual channel 45-m  $\Omega$  smart high-side switch that is intended to provide protection for output ports in 24V Industrial systems. The device is designed to drive a variety of resistive, inductive and capacitive loads. The device integrates various protection features including overload protection through current limiting, thermal protection, and short-circuit protection. For more details on the protection features, refer to the *Feature Description* and *Application Information* sections of the document.

In addition, the device diagnostics features include the analog SNS output that is capable of providing a signal proportional to the load current flowing through the switch or constant hight current as a fault indication. The high-accuracy load current sense allows for integration of load measurement features that can enable predictive maintenance for the system by watching for leading indicators of load failures. The device also integrates open load detection to enable protection against wire breaks. In addition, the device includes an open drain FLT pin output that indicates device fault states such as short to GND, short to supply, overtemperature, and the other fault states discussed.

The TPS272C45 is one device in TI's industrial high side switch family. For each device, the part number indicates elements of the device behavior. 🔀 9-1 explains the device nomenclature.





图 9-1. Naming Convention



## 9.2 Functional Block Diagram



## 9.3 Feature Description

#### 9.3.1 Programmable Current Limit

The TPS272C45 integrates a dual stage adjustable current limit. For the most efficient and reliable output protection, the current limit can be set as close to the DC current level as possible. Sometimes, systems require high inrush current handling as well (example incandescent lamp and capacitive loads). By integrating a dual stage current limit, the TPS272C45 enables robust DC current limiting while still allowing flexible inrush handling.


With the adjustable current limit feature, a lower current limit setting can reduce the fault energy and the output current during a load failure event such as a short-circuit or a partial load short (soft-short). By lowering fault energy and current, the overall system improves through:

- Reduced size and cost in current carrying components such as PCB traces and module connectors
- · Less disturbance at the power supply (VS pin) during a short circuit event
- · Less additional budget for the power supply to account for overload currents in one channel or more
- · Improved protection of the downstream load



#### 9.3.1.1 Inrush Current Handling

The TPS272C45 uses a resistor from the following pins to the IC GND in order to configure the current limit behavior: ILIM1, ILIM2, and ILIMD. The ILIM1 and ILIM2 pin resistors set the current limit thresholds for CH1 and CH2 respectively while ILIMD pin resistor sets a delay time for the device to operate in a higher or lower current limit during device startup.






The ILIM1/ILIM2 thresholds and the ILIMD pin resistor controlled timing enable flexible inrush current control behavior. The following table shows the various options available.

Case #	ILIMD Resistor Settings	Inrush Delay Time (ms)	Current Limit During Inrush Duration	Notes
А	Short to GND	0	N/A	The device will show constant current limit threshold in each channel at all times set by the ILIM1/2 resistors.
В	Discrete resistor values 10 k Ω , 16.2 k Ω , 22.6 k Ω +/-2%	10 to 22 (nominally equal to resistance in k Ω )	Current limit a 2x the level set by ILIM1/2 resistor	The current is set higher during the duration of the inrush delay to support high inrush current loads like incandescent lamps - See figure (Case B) showing current limit behavior enabling into a short circuit with ILIM1/2 threshold set at 2.2 A.
с	30.1 k Ω +/-2%	30	Current limit fixed at 1.5 A threshold for Vds > 16 V, or at the level set by ILIM1/2 resistor if Vds < 16 V	Additional feature to limit the current and power dissipation during initial phase of charging large power supply capacitor loads. The Vds dependence of current limit exists only during the duration set by the ILIMD resistor.

#### 表 9-1. Inrush Current Limit Options





#### 图 9-3. Inrush Current Control Case B with a Shorted Load

When the ENx pin goes high to turn on one of the channels, the device will default to twice current limit threshold as determined by  $R_{ILIM1}/R_{ILIM2}$  or the maximum internal current limit level (whichever is lower). The internal current limit level is defined in the *Specifications* section of this document. After a  $T_{DELAY}$  period that is determined by  $R_{ILIMD}$ , the current limit will change to the threshold determined by  $R_{ILIM1}/R_{ILIM2}$ . The delay can be set in the range from 0 (the current limit threshold at all times set to that determined by  $R_{ILIM1}/R_{ILIM2}$ ) to a maximum of 30 ms.

Each channel operates independently with current limit thresholds controlled by  $R_{ILIM1}$  and  $R_{ILIM2}$ (so both channels can have separate current limit thresholds). If channel two is enabled after channel one, channel two will have its own separate timing.

The initial inrush current period when the current limit is higher enables two different system advantages when driving loads

- Enables higher load current to be supported for a period of time of the order of milliseconds to drive high inrush current loads like incandescent bulb loads.
- Enables fast capacitive load charging. In some situations, it is ideal to charge capacitive loads at a higher current than the DC current to ensure quick supply bring up. This architecture allows a module to quickly charge a capacitive load using the initial higher inrush current limit and then use a lower current limit to reliably protect the module under overload or short circuit conditions.

While in current limiting mode, at any level, the device will have a high power dissipation. If the FET temperature exceeds the over-temperature shutdown threshold, the device will turn off just the channel that is overloaded. After cooling down, the device will either latch off or re-try, depending on the state of the LATCH pin. If the device is turning off prematurely on start-up, it is recommended to improve the PCB thermal layout, lower the current limit to lower power dissipation, or decrease the inrush current (capacitive loading).



## 9.3.1.2 Calculating R<sub>ILIMx</sub> and T<sub>DELAY</sub>

To set the current limit thresholds, connect resistors from both ILIM1 and ILIM2 pins to GND. The current limit threshold for each channel is determined by Equation 1 ( $R_{ILIMx}$  in  $k^{\Omega}$ ):

$$I_{CL} = K_{CL} / R_{ILIMx}$$

The  $R_{ILIMx}$  range is between 5 k  $\Omega$  and 60 k  $\Omega$ . If either pin is floating, grounded, or outside of this range the current limit will default to an internal level that is defined in the *Specifications* section of this document.

In addition to the ILIM values, T<sub>DELAY</sub> is set by the resistor value R<sub>ILIMD</sub> to GND and is calculated by Equation 2.

$$T_{DELAY} = R_{ILIMD} / 1 k \Omega ms$$


(2)

(1)

The R<sub>ILIMD</sub> resistors are only allowed to be discrete resistor values providing six different values of inrush current duration. The allowed resistor (better than 2% accuracy) values are 10 k $\Omega$ , 16.2 k $\Omega$ , 22.6 k $\Omega$ , 30.1 k $\Omega$ . If the ILIMD pin is floating or outside of this range the delay will default to the maximum level that is defined in the *Specifications* section of this document. If the ILIMD pin is grounded, the current limit will be always at the level set by RILIMX from the time the channel is enabled.

#### 9.3.1.3 Configuring ILIMx from an MCU

In many situations, modules would like to allow the current limit to be set programmatically from an MCU. This enables a module to set current limits to fit the load after determining what load is plugged in. As described, the TPS272C45 current limits are set by  $R_{ILIMx}$  however the  $R_{ILIMx}$  that is seen by the device can be configured through small external FETs as shown in  $\mathbb{X}$  9-4.



#### 图 9-4. Dynamic ILIMx Control

For example, R<sub>ILIM21</sub> can set the device to 500-mA ILIM while R<sub>ILIM22</sub> can set the device at 2-A ILIM. After the MCU realizes how much current draw is required by the load, the MCU can drive one of the series FET's to set



the ILIM to be ideal for the specific load. This behavior can be configured with ILIM1 and ILIM2 thresholds, but cannot be done for the TDELAY.

ILIMx thresholds are set when the channel EN pin is engaged. Therefore, the resistor that is present on the ILIMx pin at EN rising will set the ILIM threshold for that channel until EN goes to zero. In order to change the ILIM threshold, cycling EN is required but there is no requirement to power cycle the part.

The external FET switches used to dynamically adjust the current limit should be chosen with a minimum capacitance (Coss) from the drain the ground. The total capacitance to PCB ground at the ILMx pins including from traces should be limited to less than 100 pF.

#### 9.3.2 Low Power Dissipation

In systems where low device power dissipation is critical, it is important to minimize all sources of power dissipations. There are two primary sources of power dissipation in the TPS272C45:

- 1. Resistive losses in the primary FET, which are calculated as  $(I_{LOAD})^2 \times R_{ON}$
- 2. Controller losses due to quiescent operating current, which are calculated as IQ × VSUPPLY


If  $I_{LOAD}$  is significantly more than 1 A, the resistive losses will dominate the controller losses and they can be ignored. However, if  $I_{LOAD}$  is less than 1 A, the controller losses comprise a significant portion of the total device power dissipation. In order to lower the controller losses, version A of the TPS272C45 introduces a secondary low voltage supply on pin VDD that can power much of the device functionality. By lowering the controller supply voltage from 24 V to 3.3 V, the total controller losses decrease significantly. 表 9-2 shows the impact this second supply can make on the total device power dissipation calculated at a worst case supply voltage of 30 V, without diagnostics enabled. There is an additional contribution to power dissipation from the current sense circuitry as well as the sensed current out of the SNS pin. Savings of over 80 mW per channel in the IC is achieved by powering the device with a separate 3.3-V supply.

I <sub>LOAD</sub>	Version	Resistive Losses (max, 125°C)	Controller Losses (max, 125°C)	Total P <sub>DISS</sub> (max, 125°C)
500 mA (both channels)	В	39 mW	211 mW	250 mW
	A	39 mW	50 mW	89 mW
2 A (both channels)	В	624 mW	211 mW	735 mW
	А	624 mW	50 mW	674 mW

表 9-2. Power	<sup>·</sup> Dissipation	Calculations
--------------	--------------------------	--------------

By using version A and providing a 3.3-V supply to the VDD pin, for a 500-mA output module the worst case device total heating is cut from 250 mW to 89 mW, about a 30% decrease in per channel power dissipation. This lower power dissipation, in addition to the small size of the TPS272C45, enables modules that have many low current outputs to shrink the size of their casings without limiting output power distribution capability. To minimize power dissipation, the VDD supply should be powered by a small DC/DC providing the less than 5 mA per device. Multiple devices can use one DC/DC converter to limit system costs, as shown in 🕅 9-5.





## 图 9-5. Secondary Low Voltage Supply Schematic

For higher current modules, the resistive losses dominate the total power dissipation and the impact of the secondary supply is less valuable. For example,  $\frac{1}{2}$  9-2 shows that for a 2-A output, providing the secondary supply lowers the total device dissipation by only 12%. In this case, to lower total system costs, version A only has a single supply input can be used. If using version B and the secondary supply is not useful, the VDD pin can be grounded and all current will be drawn from the primary supply with no loss of functionality, but higher power dissipation.

#### 9.3.3 Protection Mechanisms

The TPS272C45 protects the system against load fault events like short circuits, inductive load kickback, overload events, overvoltage and over-temperature events. This section describes the details for protecting against each of these fault cases.

There are a number of protection features which, if triggered, will cause the switch to automatically disable:

- Current Limit
- Thermal Shutdown
- DC overvoltage on VS supply above the overvoltage protection threshold, V<sub>OVPR</sub>

When one of these protections are triggered for either channel, the device will enter the FAULT state. In the FAULT state, the fault indication will be available on the  $\overline{FLT}$  pin for an MCU to monitor and react to.

The fault indication is reset and the switch will turn back on when all of the below conditions are met:

- · LATCH pin is low
- t<sub>RETRY</sub> has expired
- All faults are cleared (thermal shutdown, current limit, overvoltage)

**ADVANCE INFORMATION** 

#### 9.3.3.1 Short-Circuit Protection

TPS272C45 provides output short-circuit protection to ensure that the device will prevent current flow in the event of a low impedance path to GND, removing the risk of damage or significant supply droop. The device is guaranteed to protect against short-circuit events regardless of the state of the ILIM pins and with up to 36-V supply at 125°C.

图 9-6 shows the behavior of the TPS272C45 when the device is enabled into a short-circuit.




图 9-6. Enable into Short-Circuit Behavior

Due to the low impedance path, the output current will rapidly increase until it hits the current limit threshold. Due to the response time of the current limiting circuit, the measured maximum current may temporarily exceed the  $I_{CL}$  value defined as  $I_{CL}$  PK1, however it will settle to the current limit regulation value.

In this state high power is dissipated in the FET, so eventually the internal thermal protection temperature for the FET is reached and the device safely shuts down. Then if LATCH pin is low the part will wait  $t_{RETRY}$  amount of time and turn back on.

[ § 9-7 shows the behavior of the TPS272C45 when a short-circuit occurs when the device is in the on-state and already outputting current. When the internal pass FET is fully enabled, the current clamping settling time is slower so to ensure overshoot is limit, the device implements a fast trip level at a level  $I_{OVCR}$ . When this fast trip threshold is hit, the device immediately shuts off for a short period of time before quickly re-enabling and clamping the current to  $I_{CL\_Reg}$  level after a brief transient overshoot to the higher peak current ( $I_{CL\_PK2}$ ) level. The device will then keep the current clamped at the regulation current limit until the thermal shutdown temperature is hit and the device will safely shut-off.




图 9-7. On-State Short-Circuit Behavior

Overload Behavior shows the behavior of the TPS272C45 when there is a small change in impedance that sends the load current above the  $I_{CL}$  threshold. The current rises to  $I_{CL\_LIN}$  above the regulation level. Then the current limit regulation loop kicks in and the current drops to the  $I_{CL}$  value.






图 9-8. Overload Behavior

In all of these cases, the internal thermal shutdown is safe to hit repetitively. There is no device risk or lifetime reliability concerns from repeatedly hitting this thermal shutdown level.

#### 9.3.3.1.1 V<sub>S</sub> During Short-to-Ground

When  $V_{OUT}$  is shorted to ground, the module power supply (V<sub>S</sub>) can see a transient decrease. This is caused by the sudden increase in current flowing through the cable inductance. For ideal system behavior, it is recommended that the module maintain V<sub>S</sub> > 3 V (above the maximum V<sub>UVLOF</sub>) during V<sub>OUT</sub> short-to-ground. This is typically accomplished by placing bulk capacitance on the power supply node. If V<sub>S</sub> goes below V<sub>UVLOF</sub>, the device can sustain unexpected latch and timing behavior.

#### 9.3.3.2 Thermal Shutdown

The TPS272C45 includes a temperature sensor on the power FET and also within the controller portion of the device. There are two cases that the device will register a thermal shutdown fault:

- $T_{J,FET} > T_{ABS}$
- $(T_{J,FET} T_{J,controller}) > T_{REL}$

The first condition enables the device to register a long-term overtemperature event (caused by ambient temperature or too high DC current flow), while the second condition allows the device to quickly register transient heating that is causes in events like short-circuits.

After the fault is detected, the switch will turn off. If  $T_{J,FET}$  passes  $T_{ABS}$ , the fault is cleared when the switch temperature decreases by the hysteresis value,  $T_{HYS}$ . If instead the  $T_{REL}$  threshold is exceeded, the fault is cleared after  $T_{RETRY}$  passes.

Each channel will shut down independently in case of a thermal event, as each has it's own temperature sensor and fault reporting.

#### 9.3.3.3 Undervoltage Lockout on VS (UVLO)

The device monitors the supply voltage at the VS pin to prevent unpredicted behaviors in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{UVLOF}$ , the device enters the shut down state automatically. When the supply rises up to  $V_{UVLOR}$ , the device turns back on.

Fault is not indicated on the  $\overline{FLT}$  pin during an UVLO event. During an initial ramp of V<sub>VS</sub> from 0 V at a ramp rate slower than 1 V/ms, V<sub>ENx</sub> pins should be held low until V<sub>S</sub> is above the UVLO threshold. For best operation, ensure that V<sub>S</sub> has risen above UVLO before setting the V<sub>ENx</sub> pins to high.

## 9.3.3.4 Undervoltage Lockout on Low Voltage Supply (VDD\_UVLO)

The device monitors the input supply voltage  $V_{VDD}$  (in versions A/C) to prevent unpredictable behavior in the event that the supply voltage is too low. When the supply voltage falls down to  $V_{VDD\_UVLOF}$ , the device switches operation to the VS (24V) power supply. Within a short time delay of less than 50 us, the switch outputs are disabled and the active low FLT signal is triggered. When the VDD supply rises up to  $V_{VDD\_UVLOR}$ , the outputs follow the state of the EN pin and FLT signal goes back high.



#### 9.3.3.5 Power-Up and Power-Down Behavior

All versions of the device power up from the OFF state only when the VS supply input exceeds the  $V_{VSUVLOR}$  threshold (independent of the VDD supply input level). When VS supply is above the threshold, the internal regulators are enabled, the device version is recognized. The device then enters the standby state. The device version B can now be ready for full normal operation as per the state diagram. On the other hand, with the versions A and C, the device resumes full normal operation (other operational states) only when the VDD supply also rises up above  $V_{VDD\_UVLOR}$ . Until then, the switch outputs and current sense output remains disabled with the FLT signal triggered after a time delay. Once the VDD supply is above the  $V_{VDD\_UVLOR}$  level, then the device operation switches to the input VDD power supply and the switch and diagnostic functions are fully enabled.

In case the VDD power supply is enabled first and the VDD voltage exceeds  $V_{VDD_UVLOR}$  before the VS supply is up and the VS voltage exceeds  $VS_{UVLOR}$ , the device remains in the off-state.

The behavior of all versions of the device in case of brown-out or power loss in VS supply is as described in *Undervoltage Lockout on VS (UVLO*). For versions A and C, if the VDD power supply is lost (VDD supply voltage falls below  $V_{VDD\_UVLOR}$  threshold), the device switches over to the internal power supply, The switch outputs are disabled and FLT signal is triggered after a delay of td\_NFLT\_VDDUV.

#### 9.3.3.6 Overvoltage Protection (OVPR)

The device monitors the supply voltage  $V_{VS}$  to prevent higher voltages from appearing at the output than can be supported by the load, when the supply voltage is too high. When the supply voltage goes above  $V_{VS_OVPR}$ , the FET is shut down automatically after a deglitch time to prevent short transients or noise from triggering the protection. When the supply falls below  $V_{VS_OVPF}$ , the FET is allowed to turn back on.

#### 9.3.4 Diagnostic Mechanisms

As systems demand more intelligence, it is becoming increasingly important to have robust diagnostics measuring the conditions of output power. The TPS272C45 integrates many diagnostic features that enable modules to provide predictive maintenance and intelligence power monitoring to the system.

#### 9.3.4.1 Current Sense

The SNS output may be used to sense the load current through either channel. The SNS pin will output a current that is proportional to the load current through either channel, depending on the state of the SEL pin. This current will be sourced into an external resistor to create a voltage that is proportional to the load current. This voltage may be measured by an ADC or comparator and used to implement intelligent current monitoring for a system. To ensure accurate sensing measurement,  $R_{SNS}$  should be connected to the same ground potential as the  $\mu$  C ADC.

The SNS pin output is controlled by the SEL pin. If SEL pin is low, SNS will output load current proportional to channel one, whereas if SEL is high SNS will output load current proportional to channel two.

Equation 3 shows the transfer function for calculating the load current from the SNS pin current.

$$I_{SNSI} = I_{OUT} / K_{SNS}$$

dI<sub>SNST</sub>/dT and K<sub>SNS</sub> are defined in the Specifications section.

## 9.3.4.1.1 R<sub>SNS</sub> Value

The following factors should be considered when selecting the  $\mathsf{R}_{\mathsf{SNS}}$  value:

- Current sense ratio (K<sub>SNS</sub>)
- Largest and smallest diagnosable load current required for application operation
- Full-scale voltage of the ADC
- Resolution of the ADC

For an example of selecting R<sub>SNS</sub> value, reference R<sub>ILIM</sub> Calculation in the applications section of this data sheet.

(3)



#### 9.3.4.1.1.1 SNS Output Filter

To achieve the most accurate current sense value, it is recommended to filter the SNS output. There are two methods of filtering:

- Low-Pass RC filter between the SNS pin and the ADC input. This filter is illustrated in ⊠ 10-1 with typical values for the resistor and capacitor. The designer should select a C<sub>SNS</sub> capacitor value based on system requirements. A larger value will provide improved filtering but a smaller value will allow for faster transient response.
- The ADC and microcontroller can also be used for filtering. It is recommended that the ADC collects several measurements of the SNS output. The median value of this data set should be considered as the most accurate result. By performing this median calculation, the microcontroller can filter out any noise or outlier data.

#### 9.3.4.2 Fault Indication

The following faults will be register a fault that will show on the FLT pin:

- FET Thermal Shutdown
- Active Current Regulation
- · Thermal Shutdown caused by Current Limitation
- Open-Load (FET OFF state only)

Open-load or short-to-supply are not indicated while the switch is enabled, although in on-state these conditions can still be detected through the sensed current. Hence, if there is a fault indication while the channel is enabled, then it must be either due to an overcurrent or overtemperature event. On the other hand a fault indication while is output (FET) is disabled must be either due to an open load or output short-to-supply.

The FLT pin output is a global fault output. FLT will indicate a fault when one occurs in either channel. The FLT signal can be deactivated by toggling the EN input of the faulted channel.

	INPUTS	OUTF	PUTS	
SEL	CH1 FAULT	CH2 FAULT	SNS	FLT
0	0	0	CH1 load current	High
0	0	1	CH1 load current	Low
0	1	0	Corresponds to fault case <sup>(1)</sup>	Low
0	1	1	Corresponds to fault case <sup>(1)</sup>	Low
1	0	0	CH2 load current	High
1	0	1	Corresponds to fault case <sup>(1)</sup>	Low
1	1	0	CH2 load current	Low

<b>.</b>			
表 9-3	. Device	Fault	Mux

表 9-3. Device Fault Mux (continued)				
INPUTS			OUTPUTS	
SEL	CH1 FAULT	CH2 FAULT	SNS	FLT
1	1	1	Corresponds to fault case <sup>(1)</sup>	Low

#### (1) 表 9-4 describes this behavior

While typically the SNS pin output corresponds to ILOAD, in a fault case the switch turns off and ILOAD goes to zero so the SNS behavior is modified in a fault case. In the event of a fault cases where SEL is monitoring the proper channel, the SNS pin will output a voltage level corresponding to the fault type to enable improved diagnosis as shown in 表 9-4.

By looking at the combination of the ENx condition, FLT, and SNS pins, it is possible to distinguish between fault states. Each channel has independent fault states, so the table below applies to CH1 when SEL =LO and CH2 when SEL = HI.

Channel State	Channel State Fault Case		FLT
	Regulating Current past the initial inrush delay set by ILIMD resistor	I <sub>SNSFH</sub>	Low
Enabled	Short-to-Supply/Open Load	0	High
	T <sub>J</sub> Over Temperature	I <sub>SNSFH</sub>	Low
Disabled	Short-to-Supply/Open Load	I <sub>SNSFH</sub>	Low
	T <sub>J</sub> Over Temperature	0	High

#### 表 9-4. Distinguishing Different Fault Cases

#### 9.3.4.2.1 Fault Event Diagrams


#### Note

All timing diagrams assume that the SEL pin is low to measure channel one behavior on the SNS pin. DIA EN and SEL pins have no effect on the FLT pin output.

The LATCH, SEL, DIA EN, and ENx pins are controlled by the user. The timing diagrams represent possible use-cases.

9-9 shows the device fault reporting behavior in the event of a fault in Channel 2 (only) with LATCH and SEL pin set to LO. As shown, the fault signaling is deactivated when EN is toggled (in this case from HI to LO to HI). The faulted channel can be determined by toggling the EN pin with a short pulse (less than 10-us wide) that does not affect the output of the channel.








8 9-10 shows the device fault reporting behavior in the event of an overcurrent fault when EN goes high. As shown, the fault signaling is active only after the initial inrush current limit phase is complete.





## 图 9-10. FLT Pin Behavior with an Overcurrent Event On Channel Enable

Solution Solution






图 9-11. Current Limit - Latched Behavior



**ADVANCE INFORMATION** 

89-12 shows the behavior with LATCH tied to GND; hence, the switch will retry after the fault is cleared and t<sub>RETRY</sub> has expired.




图	9-12.	Current	Limit -	LATCH = 0	
---	-------	---------	---------	-----------	--


When the switch retries after a shutdown event, the fault indication will remain until  $V_{OUTx}$  has risen to  $V_{BB}$  - 1.8 V. Once  $V_{OUTx}$  has risen, the FLT output is reset and current sensing is available. If there is a short-to-ground and  $V_{OUT}$  is not able to rise, the SNS fault indication will remain indefinitely. (1) 9-13 illustrates auto-retry behavior and provides a zoomed-in view of the fault indication during retry.

#### Note

图 9-13 assumes that t<sub>RETRY</sub> has expired by the time that T<sub>J</sub> reaches the hysteresis threshold.

LATCH = LO and DIA\_EN = HI





## 图 9-13. Fault Indication During Retry



#### 9.3.4.3 Short-to-Supply or Open-Load Detection

The TPS272C45 is capable of detecting short-to-supply and open-load events regardless of whether the switch is turned on or off, however the two conditions use different methods to signify fault. This feature enables systems to recognize mis-wiring or wire-break events.

#### 9.3.4.3.1 Detection with Switch Enabled


When the switch is enabled, the short-to-supply and open-load conditions are detected through the current sense feature. In both cases, the load current will drop from the nominal value and instead be measured as close to zero. By measuring load current through the SNS pin, this state can be recognized.

#### 9.3.4.3.2 Detection with Switch Disabled

While the switch disabled and DIA\_EN high, an internal comparator watches the condition of  $V_{OUT}$ . The TPS272C45 includes a 200-k  $\Omega$  pull-up resistor from OUT pin to VS pin in series with a switch controlled by the DIA\_EN signal. So, if the load is disconnected (open load condition) or there is a short to supply the  $V_{OUT}$  voltage will be pulled towards  $V_{VS}$ . In either of these events, the internal comparator will measure  $V_{OUT}$  as higher than the open load threshold ( $V_{OL,off}$ ) and a fault is indicated on the FLT pin and on the SNS pin. No external component are required in most cases, however if there is external pull-down resistor to GND on  $V_{OUT}$ , an additional external pull-up resistor might be necessary to bias  $V_{OUT}$  appropriately.


The comparator and detection circuitry is only enabled when EN = LOW and if DIA\_EN is set HI. Open load fault signaling on the SNS and FLT pins is thus enabled only if DIA\_EN is set HI. To detect open-load threshold at higher pull-down load current, an external pull-up resistor (and potentially a switch) may be needed.

While the switch is disabled, the fault indication mechanisms will continuously represent the present status. For example, if  $V_{OUT}$  decreases from greater than  $V_{OL_{off}}$  to less than  $V_{OL_{off}}$ , the fault indication is reset. Additionally, the fault indication is reset upon the falling edge of DIA\_EN (for SNS pin) or the rising edge of EN.



#### 图 9-14. Open Load Detection Circuit





Copyright © 2019, Texas Instruments Incorporated



#### 9.3.4.4 Resistor Sharing

Multiple high-side devices may use the same  $R_{SNS}$  as shown in [8] 9-16. This reduces the total number of passive components in the system and the number of ADC terminals that are required of the microcontroller.




图 9-16. Sharing R<sub>SNS</sub> Among Multiple Devices

## 9.4 Device Functional Modes

During typical operation, the TPS272C45 can operate in a number of states that are described below.

## 9.4.1 Off

Off state occurs when the device is not powered.

## 9.4.2 Diagnostic

Diagnostic state occurs with DIA\_EN is high but ENx are both low. The switch may be used to perform diagnostics like off-state open-load detection in this state.

## 9.4.3 Active

In Active state, the switch is enabled with ENx high. The diagnostic functions like current sense may be either on or off during Active state.

#### 9.4.4 Fault

The Fault state is entered if a fault shutdown occurs (thermal shutdown or current limit). After all faults are cleared, the LATCH pin is low, and the retry timer has expired, the device will transition out of Fault state. If the EN pin is high, the switch will re-enable. If the EN pin is low, the switch will remain off.



## 10 Application and Implementation

#### Note


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## **10.1 Application Information**

Submit Document Feedback

36

10-1 shows the schematic of a typical application of the TPS272C45. It includes all standard external components. This section of the data sheet discusses the considerations in implementing commonly required application functionality.



Copyright © 2019, Texas Instruments Incorporated

#### 图 10-1. System Diagram

#### 表 10-1. Recommended External Components

COMPONENT	TYPICAL VALUE	PURPOSE
$R_{SNS}$ 1 k $\Omega$ Translate the sense current into sense voltage.		Translate the sense current into sense voltage.
R <sub>PROT</sub>	10 k Ω Low-pass RC filter resitance and protection for the ADC input.	
C <sub>SNS</sub>	100 pF	Low-pass filter capacitance for the ADC input.

**ADVANCE INFORMATION** 

COMPONENT	TYPICAL VALUE	PURPOSE
R <sub>ILIMx</sub>	5 k Ω to 40 k Ω	Set current limit threshold, connect from pin to IC GND.
C <sub>Vin1</sub>	4.7 nF to Device GND	Filtering of voltage transients (for example, ESD, IEC 61000-4-5) and improved emissions.
C <sub>Vin2</sub>	100 nF to Module GND	Stabilize the input supply and filter out low frequency noise.
C <sub>VDD</sub>	2.2 uF to Module GND	Stabilize the input supply and limit supply excursions.
C <sub>OUT</sub>	22 nF	Filtering of voltage transients (for example, ESD, RF transients)
Z <sub>TVS</sub>	36-V TVS	Clamp surge voltages at the supply input.
D <sub>GND</sub> , Z <sub>GND</sub>	Diode + < 10 ohm from Device GND to Module GND	Optional for reverse polarity protection - if needed.

#### 10.1.1 IEC 61000-4-5 Surge

The TPS272C45 is designed to survive against IEC 61000-4-5 surge using external TVS clamps. The device is rated to 48 V ensuring that external TVS diodes can clamp below the rated maximum voltage of the TPS272C45. Above 48 V, the device includes  $V_{DS}$  clamps to help shunt current and ensure that the device will survive the transient pulses. Depending on the class of the output, it is recommend that the system has a SMBJ36A or SMCJ36A between VS and module GND.

#### 10.1.2 Inverse Current

Inverse current occurs when 0 V <  $V_{VS}$  <  $V_{OUT}$ . In this case, current may flow from VOUT to VS. Inverse current cannot be caused by a purely resistive load. However, a capacitive or inductive load can cause inverse current. For example, if there is a significant amount of load capacitance and the V<sub>S</sub> node has a transient droop,  $V_{OUT}$  may be greater than V<sub>S</sub>.

The TPS272C45 will not detect inverse current. When the switch is enabled, inverse current will pass through the switch. When the switch is disabled, inverse current may pass through the MOSFET body diode. The device will continue operating in the normal manner during an inverse current event.

### 10.1.3 Loss of GND

The ground connection may be lost either on the device level or on the module level. If the ground connection is lost, both the channel outputs will be disabled irrespective of the EN input level. If the switch was already disabled when the ground connection was lost, the outputs will remain disabled even when the channels are enabled. The steady state current from the output to the load that remains connected to the system ground is below the level specified in the *Specifications* section of this document. When the ground is reconnected, normal operation will resume.

#### **10.1.4 Paralleling Channels**

If an application requires lower power dissipation than is possible with a 45-m  $\Omega$  switch, the TPS272C45 can have both channel outputs and ENx pins tied together to function as a single 22.5-m  $\Omega$  high side switch. In this case, there will be some decrease in I<sub>SNS</sub> and I<sub>LIM</sub> accuracy, however the device will function properly.



## **10.2 Typical Application**

This application example demonstrates how the TPS272C45 device can be used as output switches in a digital output module. In this example, we consider a 8-channel module with a maximum output current capability of 2 A/channel.




图 10-2. Block Diagram for PLC Digital Output Module

## 10.2.1 Design Requirements

For this design example, use the input parameters shown in  $\frac{10}{2}$ .

A 10-2. Desig	Vs 24 V +/-20%   bad 2-A maximum DC   d type Resistive, Inductive, Capacitive   rent Sense Maximum of 2.4 A   irrent limit (I <sub>LIM</sub> ) 2.8-A typical		
DESIGN PARAMETER	EXAMPLE VALUE		
V <sub>S</sub>	24 V +/-20%		
Load	2-A maximum DC		
Load type	Resistive, Inductive, Capacitive		
Load Current Sense	Maximum of 2.4 A		
Regulation current limit (I <sub>LIM</sub> )	2.8-A typical		
Ambient temperature	70°C		
Device Version	А		

#### 表 10-2. Design Parameters

### 10.2.2 Detailed Design Procedure

#### 10.2.2.1 R<sub>ILIM</sub> Calculation

In this application, the TPS272C45 must allow for the maximum DC current with margin but minimize the energy in the switch and the load on the input supply during a fault condition by minimizing the current limit.

The nominal current limit should be set such that the worst case (lowest) current limit will be higher than the maximum load current (2 A). Since the lower limit is 26% below the typical value, for this application, the best  $I_{LIM}$  set point is approximately 2.7 A for both channels. The below equation allows you to calculate the  $R_{ILIM}$  value that is placed from the  $I_{LIMx}$  pins to GND pin of the device.  $R_{ILIM}$  is calculated in k  $\Omega$ .

(4)

**ADVANCE INFORMATION** 

The K<sub>CL</sub> value in the *Specifications* section is 20 A × k $\Omega$ . So the calculated value of R<sub>ILIM</sub> is 7.4 K and the nearest 2% resistor is 7.15 k $\Omega$ .

#### 10.2.2.2 Diagnostics

If the load is disconnected due a break in the connecting wire, an alert is desired. Open-load detection can be performed in the switch-enabled state with the current sense feature of the TPS272C45 device. Similarly in the off-state, a check for wire break can be performed. Under open load condition, with the DIA\_EN set high, the current in the SNS pin will be the fault current and the can be detected from the sense voltage measurement.

#### 10.2.2.2.1 Selecting the R<sub>ISNS</sub> Value

au 10-3 shows the requirements for the load current sense in this application. The K<sub>SNS</sub> value is specified for the device and can be found in the *Specifications* section.

PARAMETER	EXAMPLE VALUE						
Current Sense Ratio (K <sub>SNS</sub> )	1200						
Largest diagnosable load current	2.4 A						
Smallest diagnosable load current	50 mA						
Full-scale ADC voltage	5 V						
ADC resolution	10 bit						

### 表 10-3. R<sub>SNS</sub> Calculation Parameters

The load current measurement up to 2.4 A ensures that even in the event of a overcurrent but below the set current limit, the MCU can register and react by turning off the FET while the low level of 30 mA lows for accurate measurement of low load currents and enable the distinction open load faults from nominal load currents

The R<sub>SNS</sub> resistor value should be selected such that the largest diagnosable load current puts the SNS pin voltage (V<sub>SNS</sub>) at about 90% of the ADC full-scale. With this design, any ADC value above 80% of full scale (FS) can be considered a fault. Additionally, the R<sub>SNS</sub> resistor value should ensure that the smallest diagnosable load current does not cause V<sub>SNS</sub> to fall below at a least a few LSB of the ADC. With the given example values, a 2.0- $k\Omega$  sense resistor satisfies both requirements shown in  $\frac{1}{2}$  10-4.

LOAD (A)	SENSE RATIO	I <sub>SNS</sub> (mA)	R <sub>SNS</sub> (Ω)	V <sub>SNS</sub> (V)	% of 5-V ADC			
2.4	1200	2.0	2000	4	80%			
0.024	1200	0.02	2000	0.04	0.8% (8 LSB)			

#### 表 10-4. V<sub>SNS</sub> Calculation

## 11 Power Supply Recommendations

The TPS272C45 device is designed to operate in a 24-V industrial system. The nominal supply voltage range is 6 V to 36 V as measured at the VSpin with respect to the GND pin of the device. In this range the device meets



full parametric specifications as listed in the *Electrical Characteristics* table. The device is also designed to withstand voltage transients beyond this range. In addition, a secondary low voltage supply (nominally 3.3 V to 5 V) can be optionally provided at the VDD pin to lower the power dissipation.

Input Supply Voltage (V <sub>VS</sub> ) Range	Note							
6 V to 36 V	Nominal supply voltage, all parametric specifications apply. The device is completely short-circuit protected up to 125°C.							
36 V to 48 V	Functional operation per data sheet (switch may turn-off above a the threshold, $V_{\rm OVPR}$ ), short circuit reliability not guaranteed.							

### 表 11-1. Operating Voltage Range



## 12 Layout


## **12.1 Layout Guidelines**

To achieve optimal thermal performance, connect the exposed pad to a large copper pour. On the top PCB layer, the pour may extend beyond the package dimensions as shown in the example below. In addition to this, it is recommended to also have a GND plane either on one of the internal PCB layers or on the bottom layer.

Vias should connect this plane to the top GND pour.

Ensure that all external components are placed close to the pins. Device current limiting performance can be harmed if the R<sub>ILIM</sub> is far from the pins and extra parasitics are introduced.

### 12.2 Layout Example



## 图 12-1. Layout Example



## **13 Device and Documentation Support**

### 13.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

## 13.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

### 13.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

### 13.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 13.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。



## 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



9-Mar-2021

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
PTPS272C45ARHFR	ACTIVE	VQFN	RHF	24	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
TPS272C45ARHFR	PREVIEW	VQFN	RHF	24	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		
TPS272C45BRHFR	PREVIEW	VQFN	RHF	24	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		
TPS272C45CRHFR	PREVIEW	VQFN	RHF	24	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



www.ti.com

9-Mar-2021

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# **RHF0024A**



# **PACKAGE OUTLINE**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.




# **RHF0024A**

# **EXAMPLE BOARD LAYOUT**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.




# **RHF0024A**

# **EXAMPLE STENCIL DESIGN**

# VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司