


SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A – MARCH 2004 – REVISED APRIL 2008

- Qualified for Automotive Applications
- Wide Operating Voltage Range of 2 V to 6 V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 160- μ A Max I_{CC}
- Typical $t_{pd} = 13$ ns
- ± 4 -mA Output Drive at 5 V
- Low Input Current of 1 μ A Max
- Contain Eight Flip-Flops With Single-Rail Outputs
- Direct Clear Input
- Individual Data Input to Each Flip-Flop
- Applications Include:
 - Buffer/Storage Registers
 - Shift Registers
 - Pattern Generators

DW OR PW PACKAGE
(TOP VIEW)



description/ordering information

This circuit is a positive-edge-triggered D-type flip-flop with a direct clear ($\overline{\text{CLR}}$) input.

Information at the data (D) inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock (CLK) pulse.

Clock triggering occurs at a particular voltage level and is not related directly to the transition time of the positive-going pulse. When CLK is at either the high or low level, the D input has no effect at the output.

ORDERING INFORMATION†

| T_A | PACKAGE‡ | | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|----------------|------------|--------------|-----------------------|------------------|
| –40°C to 125°C | SOIC – DW | Reel of 2000 | SN74HC273QDWRQ1 | HC273Q |
| | TSSOP – PW | Reel of 2000 | SN74HC273QPWRQ1 | HC273Q |

† For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at <http://www.ti.com>.

‡ Package drawings, thermal data, and symbolization are available at <http://www.ti.com/packaging>.

FUNCTION TABLE
(each flip-flop)

| INPUTS | | | OUTPUT |
|-------------------------|-----|---|--------|
| $\overline{\text{CLR}}$ | CLK | D | Q |
| L | X | X | L |
| H | ↑ | H | H |
| H | ↑ | L | L |
| H | L | X | Q_0 |



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**


POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2008, Texas Instruments Incorporated


SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A – MARCH 2004 – REVISED APRIL 2008

logic diagram (positive logic)



logic diagram, each flip-flop (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | |
|---|----------------|
| Supply voltage range, V_{CC} | -0.5 V to 7 V |
| Input clamp current, I_{IK} ($V_I < 0$ or $V_I > V_{CC}$) (see Note 1) | ± 20 mA |
| Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1) | ± 20 mA |
| Continuous output current, I_O ($V_O = 0$ to V_{CC}) | ± 25 mA |
| Continuous current through V_{CC} or GND | ± 50 mA |
| Package thermal impedance, θ_{JA} (see Note 2): DW package | 58°C/W |
| PW package | 83°C/W |
| Storage temperature range, T_{stg} | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.



SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A – MARCH 2004 – REVISED APRIL 2008

recommended operating conditions (see Note 3)

| | | MIN | NOM | MAX | UNIT |
|---------------------|---------------------------------|-------------------------|----------|-----|------|
| V_{CC} | Supply voltage | 2 | 5 | 6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 2\text{ V}$ | 1.5 | | V |
| | | $V_{CC} = 4.5\text{ V}$ | 3.15 | | |
| | | $V_{CC} = 6\text{ V}$ | 4.2 | | |
| V_{IL} | Low-level input voltage | $V_{CC} = 2\text{ V}$ | 0.5 | | V |
| | | $V_{CC} = 4.5\text{ V}$ | 1.35 | | |
| | | $V_{CC} = 6\text{ V}$ | 1.8 | | |
| V_I | Input voltage | 0 | V_{CC} | | V |
| V_O | Output voltage | 0 | V_{CC} | | V |
| $\Delta t/\Delta v$ | Input transition rise/fall time | $V_{CC} = 2\text{ V}$ | 1000 | | ns |
| | | $V_{CC} = 4.5\text{ V}$ | 500 | | |
| | | $V_{CC} = 6\text{ V}$ | 400 | | |
| T_A | Operating free-air temperature | -40 | 125 | | °C |

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | V_{CC} | $T_A = 25^\circ\text{C}$ | | | MIN | MAX | UNIT |
|-----------|--------------------------------|-----------------------------|--------------------------|-------|-----------|------------|---------------|------|
| | | | MIN | TYP | MAX | | | |
| V_{OH} | $V_I = V_{IH}$ or V_{IL} | $I_{OH} = -20\ \mu\text{A}$ | 2 V | 1.9 | 1.998 | 1.9 | | V |
| | | | 4.5 V | 4.4 | 4.499 | 4.4 | | |
| | | | 6 V | 5.9 | 5.999 | 5.9 | | |
| | | $I_{OH} = -4\ \text{mA}$ | 4.5 V | 3.98 | 4.3 | 3.7 | | |
| | | $I_{OH} = -5.2\ \text{mA}$ | 6 V | 5.48 | 5.8 | 5.2 | | |
| V_{OL} | $V_I = V_{IH}$ or V_{IL} | $I_{OL} = 20\ \mu\text{A}$ | 2 V | 0.002 | | 0.1 | 0.1 | V |
| | | | 4.5 V | 0.001 | | 0.1 | 0.1 | |
| | | | 6 V | 0.001 | | 0.1 | 0.1 | |
| | | $I_{OL} = 4\ \text{mA}$ | 4.5 V | 0.17 | | 0.26 | 0.4 | |
| | | $I_{OL} = 5.2\ \text{mA}$ | 6 V | 0.15 | | 0.26 | 0.4 | |
| I_I | $V_I = V_{CC}$ or 0 | 6 V | ± 0.1 | | ± 100 | ± 1000 | nA | |
| I_{CC} | $V_I = V_{CC}$ or 0, $I_O = 0$ | 6 V | | | 8 | 160 | μA | |
| C_i | | 2 V to 6 V | 3 | | 10 | 10 | pF | |

SN74HC273-Q1 OCTAL D-TYPE FLIP-FLOP WITH CLEAR

SCLS578A – MARCH 2004 – REVISED APRIL 2008

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

| | | V _{CC} | T _A = 25°C | | MIN | MAX | UNIT |
|--------------------|----------------------------|-----------------|-----------------------|-----|-----|-----|------|
| | | | MIN | MAX | | | |
| f _{clock} | Clock frequency | 2 V | 5 | | 4 | | MHz |
| | | 4.5 V | 27 | | 18 | | |
| | | 6 V | 32 | | 21 | | |
| t _w | CLR low | 2 V | 80 | | 120 | | ns |
| | | 4.5 V | 16 | | 24 | | |
| | | 6 V | 14 | | 20 | | |
| | CLK high or low | 2 V | 80 | | 120 | | |
| | | 4.5 V | 16 | | 24 | | |
| | | 6 V | 14 | | 20 | | |
| t _{su} | Data | 2 V | 100 | | 150 | | ns |
| | | 4.5 V | 20 | | 30 | | |
| | | 6 V | 17 | | 25 | | |
| | CLR inactive | 2 V | 100 | | 150 | | |
| | | 4.5 V | 20 | | 30 | | |
| | | 6 V | 17 | | 25 | | |
| t _h | Hold time, data after CLK↑ | 2 V | 0 | | 0 | | ns |
| | | 4.5 V | 0 | | 0 | | |
| | | 6 V | 0 | | 0 | | |

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 1)


| PARAMETER | FROM (INPUT) | TO (OUTPUT) | V _{CC} | T _A = 25°C | | | MIN | MAX | UNIT |
|------------------|--------------|-------------|-----------------|-----------------------|-----|-----|-----|-----|------|
| | | | | MIN | TYP | MAX | | | |
| f _{max} | | | 2 V | 5 | 11 | 4 | | MHz | |
| | | | 4.5 V | 27 | 50 | 18 | | | |
| | | | 6 V | 32 | 60 | 21 | | | |
| t _{PHL} | CLR | Any | 2 V | 55 160 | | 240 | | ns | |
| | | | 4.5 V | 15 32 | | 48 | | | |
| | | | 6 V | 12 27 | | 41 | | | |
| t _{pd} | CLK | Any | 2 V | 56 160 | | 240 | | ns | |
| | | | 4.5 V | 15 32 | | 48 | | | |
| | | | 6 V | 13 27 | | 41 | | | |
| t _t | | Any | 2 V | 38 75 | | 110 | | ns | |
| | | | 4.5 V | 8 15 | | 22 | | | |
| | | | 6 V | 6 13 | | 19 | | | |

operating characteristics, T_A = 25°C

| PARAMETER | TEST CONDITIONS | TYP | UNIT |
|-----------------|-----------------|-----|------|
| C _{pd} | No load | 35 | pF |



PARAMETER MEASUREMENT INFORMATION



- NOTES:
- A. C_L includes probe and test-fixture capacitance.
 - B. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: $PRR \leq 1 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
 - C. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
 - D. The outputs are measured one at a time, with one input transition per measurement.
 - E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|-------------------|---------------|--------------|-----------------|------|-------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| SN74HC273QDWRG4Q1 | ACTIVE | SOIC | DW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC273Q | Samples |
| SN74HC273QPWRG4Q1 | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | HC273Q | Samples |
| SN74HC273QPWRQ1 | ACTIVE | TSSOP | PW | 20 | 2000 | RoHS & Green | NIPDAU | Level-3-260C-168 HR | -40 to 125 | HC273Q | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of ≤ 1000 ppm threshold. Antimony trioxide based flame retardants must also meet the ≤ 1000 ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74HC273-Q1 :

- Catalog: [SN74HC273](#)
- Military: [SN54HC273](#)

NOTE: Qualified Version Definitions:

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|-------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| SN74HC273QDWRG4Q1 | SOIC | DW | 20 | 2000 | 330.0 | 24.4 | 10.8 | 13.3 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74HC273QPWRG4Q1 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.0 | 1.4 | 8.0 | 16.0 | Q1 |
| SN74HC273QPWRQ1 | TSSOP | PW | 20 | 2000 | 330.0 | 16.4 | 6.95 | 7.1 | 1.6 | 8.0 | 16.0 | Q1 |


TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74HC273QDWRG4Q1 | SOIC | DW | 20 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74HC273QPWRG4Q1 | TSSOP | PW | 20 | 2000 | 853.0 | 449.0 | 35.0 |
| SN74HC273QPWRQ1 | TSSOP | PW | 20 | 2000 | 853.0 | 449.0 | 35.0 |

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate design.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

EXAMPLE BOARD LAYOUT


DW0020A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:6X



SOLDER MASK DETAILS

4220724/A 05/2016

NOTES: (continued)


- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DW0020A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:6X

4220724/A 05/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated