SCLS526A - AUGUST 2003 - REVISED APRIL 2008

20 🛛 V_{CC}

19 2OE

18 1Y1

17 1 2A4

16 1Y2

15 2A3

14 1Y3

12 1Y4

11 2A1

DW OR PW PACKAGE

(TOP VIEW)

10E

1A1 🛛 2

2Y4 🛛 3

1A2 🛛 4

2Y3 🛚 5

1A3 6

2Y2 7

1A4 🛛 8

2Y1 9

GND 10

- Qualified for Automotive Applications
- ESD Protection Exceeds 1500 V Per MIL-STD-883, Method 3015; Exceeds 150 V Using Machine Model (C = 200 pF, R = 0)
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}

description/ordering information

This octal buffer/driver is designed specifically to improve the performance and density of 3-state memory-address drivers, clock drivers, and bus-oriented receivers and transmitters.

The SN74AHC244 is organized as two 4-bit buffers/line drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

T _A	PACK	(AGE [‡]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
4000 / 40500	SOIC – DW	Tape and reel	SN74AHC244QDWRQ1	AHC244Q1
–40°C to 125°C	TSSOP – PW	Tape and reel	SN74AHC244QPWRQ1	AHC244Q1

ORDERING INFORMATION[†]

[†] For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at http://www.ti.com.

FUNCTION TABLE

[‡] Package drawings, thermal data, and symbolization are available at http://www.ti.com/packaging.

(each	(each 4-bit buffer/driver)										
INP	UTS	OUTPUT									
OE	Α	Y									
L	Н	Н									
L	L	L									
н	Х	Z									

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2008, Texas Instruments Incorporated


SCLS526A - AUGUST 2003 - REVISED APRIL 2008

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}
Input voltage range, V _I (see Note 1) –0.5 V to 7 V
Output voltage range, V _O (see Note 1)
Input clamp current, I _{IK} (V _I < 0)
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC}) ±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$ ±25 mA
Continuous current through V _{CC} or GND ±50 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package
PW package
Storage temperature range, T _{stg}
functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not

implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		V
		V _{CC} = 5.5 V	3.85		
		$V_{CC} = 2 V$		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		$V_{CC} = 2 V$		-50	μA
ЮН	/I Input voltage /O Output voltage OH High-level output current OL Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	
		V_{CC} = 5 V ± 0.5 V		-8	mA
		$V_{CC} = 2 V$		50	μA
lol	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	
		V_{CC} = 5 V ± 0.5 V		8	mA
44/41	lanut transition vice or fell rete	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		100	
$\Delta t/\Delta v$	Input transition rise or fall rate $V_{CC} = 5$			20	ns/V
TA	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	TEAT CONDITIONS		Т	₄ = 25°C	;			
PARAMETER	TEST CONDITIONS	V _{CC}	MIN	TYP	MAX	MIN	MAX	UNIT
		2 V	1.9	2		1.9		
	l _{OH} = -50 μA	3 V	2.9	3		2.9		
VOH		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		
		2 V			0.1		0.1	
	I _{OL} = 50 μA	3 V			0.1		0.1	
V _{OL}		4.5 V			0.1		0.1	V
01	I _{OL} = 4 mA	3 V			0.36		0.5	
	I _{OL} = 8 mA	4.5 V			0.36		0.5	
lj	$V_{I} = 5.5 V \text{ or GND}$	0 V to 5.5 V			±0.1		±1	μA
I _{OZ}	$V_{O} = V_{CC} \text{ or GND}, V_{I} (\overline{OE}) = V_{IL} \text{ or } V_{IH}$	5.5 V			±0.25		±2.5	μA
ICC	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			4		40	μA
Ci	$V_I = V_{CC}$ or GND	5 V		2	10			pF
Co	$V_{O} = V_{CC} \text{ or } GND$	5 V		3.5				pF



SCLS526A - AUGUST 2003 - REVISED APRIL 2008

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

BARAMETER	FROM	то	LOAD	TA	_= 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	А	Y	0. 15 55		5.8	8.4	1	10	
^t PHL	A	Ŷ	C _L = 15 pF		5.8	8.4	1	10	ns
^t PZH	OE	V	0. 45 - 5		6.6	10.6	1	12.5	
t _{PZL}	UE	Y C _L = 15 pF	CL = 15 pF		6.6	10.6	1	12.5	ns
^t PHZ	OE	Y	0. 45 - 5		5	9.7	1	11	
^t PLZ	UE	ř	C _L = 15 pF		5	9.7	1	11	ns
^t PLH	А	Y	C. 50 pF		8.3	11.9	1	13.5	
^t PHL	A	ř	C _L = 50 pF		8.3	11.9	1	13.5	ns
^t PZH	OE	Y	C: 50 pF		9.1	14.1	1	16	
^t PZL	UE	Y	C _L = 50 pF		9.1	14.1	1	16	ns
^t PHZ	OE	Y	$C_{1} = 50 \text{ pF}$		10.3	14	1	16	200
^t PLZ		Ť	C _L = 50 pF		10.3	14	1	16	ns

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

DADAMETER	FROM	то	LOAD	Τ ₄	λ = 25°C	;			
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	UNIT
^t PLH	•	V	0 45 55		3.9	5.5	1	6.5	
^t PHL	А	Y	C _L = 15 pF		3.9	5.5	1	6.5	ns
^t PZH	OE	V	0. 45		4.7	7.3	1	8.5	
^t PZL	ÛE	Y	C _L = 15 pF		4.7	7.3	1	8.5	ns
^t PHZ	OE	X	0 45 - 5		5	7.2	1	8.5	
^t PLZ	OE	Y	C _L = 15 pF		5	7.2	1	8.5	ns
^t PLH		X	0 50 5		5.4	7.5	1	8.5	
^t PHL	A	Y	C _L = 50 pF		5.4	7.5	1	8.5	ns
^t PZH		X	0 50 5		6.2	9.3	1	10.5	
^t PZL	OE	Y	C _L = 50 pF		6.2	9.3	1	10.5	ns
^t PHZ	OE	Y	$C_{1} = 50 \text{ pF}$		6.7	9.2	1	10.5	
^t PLZ	UE	r	C _L = 50 pF		6.7	9.2	1	10.5	ns

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.5		V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.2		V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.8		V
V _{IH(D)}	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V

NOTE 4: Characteristics are for surface-mount packages only.




SN74AHC244-Q1 **OCTAL BUFFER/DRIVER** WITH 3-STATE OUTPUTS SCLS526A – AUGUST 2003 – REVISED APRIL 2008

operating characteristics, V_{CC} = 5 V, T_A = 25°C

	PARAMETER	TEST	CONDITIONS	TYP	UNIT
ſ	C _{pd} Power dissipation capacitance	No loa	d, f = 1 MHz	8.6	pF



SCLS526A - AUGUST 2003 - REVISED APRIL 2008



NOTES: A. C₁ includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.

D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74AHC244QDWRQ1	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples
SN74AHC244QPWRG4Q1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples
SN74AHC244QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	AHC244Q1	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



PACKAGE OPTION ADDENDUM

10-Dec-2020

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN74AHC244-Q1 :

Catalog: SN74AHC244

• Enhanced Product: SN74AHC244-EP

Military: SN54AHC244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AHC244QDWRQ1	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74AHC244QPWRG4Q 1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74AHC244QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.0	1.4	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

20-Jan-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AHC244QDWRQ1	SOIC	DW	20	2000	367.0	367.0	45.0
SN74AHC244QPWRG4Q1	TSSOP	PW	20	2000	853.0	449.0	35.0
SN74AHC244QPWRQ1	TSSOP	PW	20	2000	853.0	449.0	35.0

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. β . This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



LAND PATTERN DATA



NOTES: Α. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DW0020A



PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



DW0020A

EXAMPLE BOARD LAYOUT

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



DW0020A

EXAMPLE STENCIL DESIGN

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (https://www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2021, Texas Instruments Incorporated