
SCES684-JANUARY 2007

#### **FEATURES**

- Controlled Baseline
  - One Assembly/Test Site, One Fabrication Site
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Available in the Texas Instruments
   NanoStar<sup>™</sup> and NanoFree<sup>™</sup> Packages
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9 μA Max)
- Low Dynamic-Power Consumption (C<sub>pd</sub> = 4.4 pF Typ at 3.3 V)
- Low Input Capacitance (C<sub>1</sub> = 1.5 pF)
- Low Noise Overshoot and Undershoot <10% of V<sub>CC</sub>
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Includes Schmitt-Trigger Inputs
- Wide Operating V<sub>CC</sub> Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

- t<sub>pd</sub> = 5.1 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- ESD Protection Exceeds 5000 V With Human-Body Model



See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**


The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in an increased battery life. This product also maintains excellent signal integrity (see Figures 1 and 2).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoStar, NanoFree are trademarks of Texas Instruments.










Figure 2. Excellent Signal Integrity

## **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

This device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching noise immunity at the input.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(2)</sup>
–55°C to 125°C	SOT (SC-70) - DCK	Reel of 3000	SN74AUP1G17MDCKREP	BZU

- Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.
- (2) DCK: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site. The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, ● = Pb-free).



## SN74AUP1G17-EP LOW-POWER SINGLE SCHMITT-TRIGGER BUFFER

SCES684-JANUARY 2007

### **FUNCTION TABLE**

INPUTS A	OUTPUT Y
Н	Н
L	L

### **LOGIC DIAGRAM (POSITIVE LOGIC)**



## **Absolute Maximum Ratings**(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage range	-0.5	4.6	V		
VI	Input voltage range (2)	-0.5	4.6	V		
Vo	Voltage range applied to any output in the high-in	Voltage range applied to any output in the high-impedance or power-off state (2)				
Vo	Output voltage range in the high or low state <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V		
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA	
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA	
Io	Continuous output current			±20	mA	
	Continuous current through V <sub>CC</sub> or GND			±50	mA	
$\theta_{JA}$	Package thermal impedance (3)	DCK package		227	°C/W	
T <sub>stg</sub>	Storage temperature range		-65	150	°C	

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT	
$V_{CC}$	Supply voltage		0.8	3.6	V	
$V_{I}$	Input voltage		0	3.6	V	
Vo	Output voltage		0	V <sub>CC</sub>	V	
		V <sub>CC</sub> = 0.8 V		-20	μΑ	
		V <sub>CC</sub> = 1.1 V		-1.1		
1	High-level output current	V <sub>CC</sub> = 1.4 V		-1.7		
I <sub>OH</sub>		V <sub>CC</sub> = 1.65 V		-1.9	mA	
		$V_{CC} = 2.3 \text{ V}$		-3.1		
		$V_{CC} = 3 \text{ V}$		-4		
		$V_{CC} = 0.8 \text{ V}$		20	μΑ	
		V <sub>CC</sub> = 1.1 V		1.1		
	Low lovel output ourrent	V <sub>CC</sub> = 1.4 V		1.7		
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA	
		$V_{CC} = 2.3 \text{ V}$ $V_{CC} = 3 \text{ V}$		3.1		
		V <sub>CC</sub> = 3 V		4		
T <sub>A</sub>	Operating free-air temperature		-55	125	°C	

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(2)</sup> The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

<sup>(3)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUP1G17-EP LOW-POWER SINGLE SCHMITT-TRIGGER BUFFER

SCES684-JANUARY 2007



## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	T,	<sub>A</sub> = -55°C to 125°C	UNIT
			MIN	TYP MA	X
		0.8 V	0.3	0.	6
V		1.1 V	0.53	0.	9
V <sub>T+</sub> Positive-going		1.4 V	0.74	1.1	1 V
input threshold		1.65 V	0.91	1.2	9 V
voltage		2.3 V	1.37	1.7	7
		3 V	1.88	2.2	9
		0.8 V	0.1	0.	6
$V_{T-}$		1.1 V	0.26	0.6	5
Negative-going		1.4 V	0.39	0.7	5 V
input threshold voltage		1.65 V	0.47	0.8	4
voltage		2.3 V	0.69	1.0	4
		3 V	0.88	1.2	4
		0.8 V	0.07	0.	5
		1.1 V	0.08	0.4	6
$\Delta V_T$		1.4 V	0.18	0.5	6 V
Hysteresis $(V_{T+} - V_{T-})$		1.65 V	0.27	0.6	6 V
,		2.3 V	0.53	0.9	2
		3 V	0.79	1.3	1
	$I_{OH} = -20 \mu A$	0.8 V to 3.6 V	V <sub>CC</sub> - 0.2		
	I <sub>OH</sub> = -1.1 mA	1.1 V	$0.7 \times V_{CC}$		
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.03		
	I <sub>OH</sub> = -1.9 mA	1.65 V	1.3		
V <sub>OH</sub>	I <sub>OH</sub> = -2.3 mA	0.01/	1.97		V
	$I_{OH} = -3.1 \text{ mA}$	2.3 V	1.85		
	I <sub>OH</sub> = -2.7 mA	2.1	2.67		
	I <sub>OH</sub> = -4 mA	3 V	2.55		
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V	·	0.	1
	I <sub>OL</sub> = 1.1 mA	1.1 V	<del> </del>	0.3 × V <sub>C</sub>	С
	I <sub>OL</sub> = 1.7 mA	1.4 V	<del> </del>	0.3	7
	I <sub>OL</sub> = 1.9 mA	1.65 V		0.3	5
$V_{OL}$	I <sub>OL</sub> = 2.3 mA	2.21/	·	0.3	3 V
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.4	5
	I <sub>OL</sub> = 2.7 mA	0.1/		0.3	3
	I <sub>OL</sub> = 4 mA	3 V	·	0.47	5
I <sub>I</sub> All inputs	V <sub>I</sub> = GND to 3.6 V	0 V to 3.6 V		0.	5 μΑ
I <sub>off</sub>	$V_I$ or $V_O = 0$ V to 3.6 V	0 V		5.	0 μΑ
$\Delta I_{ m off}$	$V_I$ or $V_O = 0$ V to 3.6 V	0 V to 0.2 V		5.	0 μΑ
I <sub>CC</sub>	$V_1 = GND$ or $(V_{CC}$ to 3.6 V), $I_O = 0$	0.8 V to 3.6 V		0.	9 μΑ
Δl <sub>CC</sub>	$V_{I} = V_{CC} - 0.6 \text{ V}, I_{O} = 0$	3.3 V		5	0 μΑ
		0 V		1.5	
C <sub>i</sub>	$V_I = V_{CC}$ or GND	3.6 V	·	1.5	pF
C <sub>o</sub>	V <sub>O</sub> = GND	0 V		2.5	pF



## SN74AUP1G17-EP LOW-POWER SINGLE SCHMITT-TRIGGER BUFFER

SCES684-JANUARY 2007

## **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 50 \text{ pF}$  (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO (OUTPUT)	V <sub>cc</sub>	T <sub>A</sub> = -55 to 125	UNIT	
	(INPUT)	(001F01)		MIN	MAX	
			1.2 V ± 0.1 V	7.5	28	
	A	Υ	1.5 V ± 0.1 V	5.6	20	3
t <sub>pd</sub>			1.8 V ± 0.15 V	4.8	17	ns
			$2.5~V \pm 0.2~V$	4	13	
			$3.3~\text{V}\pm0.3~\text{V}$	3.6	11	


## **Operating Characteristics**

T<sub>A</sub> = 25°C

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT	
			0.8 V	4		
			1.2 ± 0.1 V	4		
0	Power dissipation capacitance	( 40 MH-	1.5 ± 0.1 V	4	pF	
$C_{pd}$		f = 10 MHz	1.8 V ± 0.15 V	4		
			2.5 V ± 0.2 V	4.2		
			3.3 V ± 0.3 V	4.4		




# PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
C <sub>L</sub> V <sub>M</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>	5, 10, 15, 30 pF V <sub>CC</sub> /2 V <sub>CC</sub>




- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , for propagation delays  $t_r/t_f = 3$  ns, for setup and hold times and pulse width  $t_r/t_f = 1.2$  ns.
  - C. The outputs are measured one at a time, with one transition per measurement.
  - D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms


SCES684-JANUARY 2007

# PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



TEST	S1
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub> GND
***************************************	0.12

 $V_{CC} = 1.5 \overline{V}$  $V_{CC} = 2.5 V$  $V_{CC} = 3.3 \overline{V}$  $V_{CC} = 1.2 V$  $V_{CC} = 1.8 \text{ V}$  $V_{CC} = 0.8 V$  $\pm$  0.1 V  $\pm$  0.1 V  $\pm$  0.15 V  $\pm$  0.2 V  $\pm\,$  0.3 V 5, 10, 15, 30 pF  $C_L$ 5, 10, 15, 30 pF  $\mathbf{v}_{\mathsf{M}}$ V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2 V<sub>CC</sub>/2  $\nu_{\text{CC}}$  $\nu_{\text{cc}}$  $v_{cc}$  $\nu_{\text{CC}}$ ٧ı  $v_{cc}$  $V_{CC}$  $V_{\Delta}$ 0.1 V 0.1 V 0.1 V 0.15 V 0.15 V 0.3 V



NOTES: A.  $C_L$  includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ ,  $t_r/t_f = 3$  ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



## PACKAGE OPTION ADDENDUM

10-Dec-2020

### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G17MDCKREP	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BZU	Samples
V62/07623-01XE	ACTIVE	SC70	DCK	5	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	BZU	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OPTION ADDENDUM**

10-Dec-2020

#### OTHER QUALIFIED VERSIONS OF SN74AUP1G17-EP:

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Aug-2017


## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G17MDCKRE P	SC70	DCK	5	3000	180.0	8.4	2.41	2.41	1.2	4.0	8.0	Q3

www.ti.com 3-Aug-2017



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G17MDCKREP	SC70	DCK	5	3000	202.0	201.0	28.0

# DCK (R-PDSO-G5)

# PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AA.



# DCK (R-PDSO-G5)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated