



## MSP430G2x53 Automotive Mixed-Signal Microcontrollers

### 1 Features

- Qualified for Automotive Applications
- Low Supply-Voltage Range: 1.8 V to 3.6 V
- Ultra-Low-Power Consumption
  - Active Mode: 230  $\mu$ A at 1 MHz, 2.2 V
  - Standby Mode: 0.5  $\mu$ A
  - Off Mode (RAM Retention): 0.1  $\mu$ A
- Five Power-Saving Modes
- Ultra-Fast Wakeup From Standby Mode in Less Than 1  $\mu$ s
- 16-Bit RISC Architecture, 62.5-ns Instruction Cycle Time
- Basic Clock Module Configurations
  - Internal Frequencies up to 16 MHz With Four Calibrated Frequency
  - Internal Very-Low-Power Low-Frequency (LF) Oscillator
  - 32-kHz Crystal
  - External Digital Clock Source
- Two 16-Bit Timer\_A With Three Capture/Compare Registers
- Up to 24 Capacitive-Touch Enabled I/O Pins
- Universal Serial Communication Interface (USCI)
  - Enhanced UART Supports Automatic Baud-Rate Detection (LIN)
  - IrDA Encoder and Decoder
  - Synchronous SPI
  - I<sup>2</sup>C
- On-Chip Comparator for Analog Signal Compare Function or Slope Analog-to-Digital (A/D) Conversion
- 10-Bit 200-ksps Analog-to-Digital Converter (ADC) With Internal Reference, Sample-and-Hold, and Autoscan
- Brownout Detector
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- On-Chip Emulation Logic With Spy-Bi-Wire Interface
- Family Members are Summarized in [Table 1](#)

- Package Options
  - TSSOP: 20 Pin or 28 Pin
- For Complete Module Descriptions, See the *MSP430x2xx Family User's Guide (SLAU144)*

### 2 Applications

- Power Management
- Sensor Interface
- Capacitive Touch

### 3 Description

The Texas Instruments MSP430™ family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low-power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows the device to wake up from low-power modes to active mode in less than 1  $\mu$ s.

The MSP430G2x53 series are ultra-low-power mixed signal microcontrollers with built-in 16-bit timers, up to 24 I/O capacitive-touch enabled pins, a versatile analog comparator, a 10-bit analog-to-digital (A/D) converter, and built-in communication capability using the universal serial communication interface. For configuration details, see [Table 1](#).

Typical applications include low-cost sensor systems that capture analog signals, convert them to digital values, and then process the data for display or for transmission to a host system.


**Device Information<sup>(1)</sup>**

| ORDER NUMBER       | PACKAGE (PIN) | BODY SIZE       |
|--------------------|---------------|-----------------|
| MSP430G2553IPW8RQ1 | PW (28)       | 9.7 mm x 4.4 mm |
| MSP430G2553IPW0RQ1 | PW (20)       | 6.5 mm x 4.4 mm |

(1) For the most current part, package, and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).



## 4 Functional Block Diagram



NOTE: Port P3 is available on 28-pin devices only.

**Figure 1. Functional Block Diagram, MSP430G2x53**

## Table of Contents

|                                                                                       |           |                                                                                                                      |           |
|---------------------------------------------------------------------------------------|-----------|----------------------------------------------------------------------------------------------------------------------|-----------|
| <b>1 Features</b>                                                                     | <b>1</b>  | 9.20 Internal Very-Low-Power Low-Frequency Oscillator (VLO)                                                          | <b>33</b> |
| <b>2 Applications</b>                                                                 | <b>1</b>  | 9.21 Timer_A                                                                                                         | <b>33</b> |
| <b>3 Description</b>                                                                  | <b>1</b>  | 9.22 USCI (UART Mode)                                                                                                | <b>34</b> |
| <b>4 Functional Block Diagram</b>                                                     | <b>2</b>  | 9.23 USCI (SPI Master Mode)                                                                                          | <b>34</b> |
| <b>5 Revision History</b>                                                             | <b>3</b>  | 9.24 USCI (SPI Slave Mode)                                                                                           | <b>35</b> |
| <b>6 Device Characteristics</b>                                                       | <b>4</b>  | 9.25 USCI (I <sup>2</sup> C Mode)                                                                                    | <b>36</b> |
| <b>7 Terminal Configuration and Functions</b>                                         | <b>5</b>  | 9.26 Comparator_A+                                                                                                   | <b>36</b> |
| 7.1 20-Pin PW Package (Top View)                                                      | <b>5</b>  | 9.27 Typical Characteristics – Comparator_A+                                                                         | <b>37</b> |
| 7.2 28-Pin PW Package (Top View)                                                      | <b>5</b>  | 9.28 10-Bit ADC, Power Supply and Input Range Conditions                                                             | <b>38</b> |
| 7.3 Terminal Functions                                                                | <b>6</b>  | 9.29 10-Bit ADC, Built-In Voltage Reference                                                                          | <b>39</b> |
| <b>8 Detailed Description</b>                                                         | <b>9</b>  | 9.30 10-Bit ADC, External Reference                                                                                  | <b>40</b> |
| 8.1 CPU                                                                               | <b>9</b>  | 9.31 10-Bit ADC, Timing Parameters                                                                                   | <b>40</b> |
| 8.2 Instruction Set                                                                   | <b>9</b>  | 9.32 10-Bit ADC, Linearity Parameters                                                                                | <b>40</b> |
| 8.3 Operating Modes                                                                   | <b>10</b> | 9.33 10-Bit ADC, Temperature Sensor and Built-In V <sub>MID</sub>                                                    | <b>41</b> |
| 8.4 Interrupt Vector Addresses                                                        | <b>11</b> | 9.34 Flash Memory                                                                                                    | <b>41</b> |
| 8.5 Special Function Registers (SFRs)                                                 | <b>12</b> | 9.35 RAM                                                                                                             | <b>42</b> |
| 8.6 Memory Organization                                                               | <b>13</b> | 9.36 JTAG and Spy-Bi-Wire Interface                                                                                  | <b>42</b> |
| 8.7 Bootstrap Loader (BSL)                                                            | <b>13</b> | 9.37 JTAG Fuse                                                                                                       | <b>42</b> |
| 8.8 Flash Memory                                                                      | <b>13</b> | <b>10 I/O Port Schematics</b>                                                                                        | <b>43</b> |
| 8.9 Peripherals                                                                       | <b>14</b> | 10.1 Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger                                          | <b>43</b> |
| <b>9 Specifications</b>                                                               | <b>21</b> | 10.2 Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger                                                  | <b>45</b> |
| 9.1 Absolute Maximum Ratings                                                          | <b>21</b> | 10.3 Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger                                                  | <b>47</b> |
| 9.2 Recommended Operating Conditions                                                  | <b>21</b> | 10.4 Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger                                          | <b>49</b> |
| 9.3 Active Mode Supply Current Into V <sub>CC</sub> Excluding External Current        | <b>22</b> | 10.5 Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger                                          | <b>51</b> |
| 9.4 Typical Characteristics, Active Mode Supply Current (Into V <sub>CC</sub> )       | <b>22</b> | 10.6 Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger                                                  | <b>53</b> |
| 9.5 Low-Power Mode Supply Currents (Into V <sub>CC</sub> ) Excluding External Current | <b>23</b> | 10.7 Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger                                                  | <b>55</b> |
| 9.6 Typical Characteristics, Low-Power Mode Supply Currents                           | <b>24</b> | 10.8 Port P3 Pin Schematic: P3.0 to P3.7, Input/Output With Schmitt Trigger (28-Pin PW and 32-Pin RHB Packages Only) | <b>57</b> |
| 9.7 Schmitt-Trigger Inputs, Ports Px                                                  | <b>25</b> | <b>11 Device and Documentation Support</b>                                                                           | <b>59</b> |
| 9.8 Leakage Current, Ports Px                                                         | <b>25</b> | 11.1 Device Support                                                                                                  | <b>59</b> |
| 9.9 Outputs, Ports Px                                                                 | <b>25</b> | 11.2 Documentation Support                                                                                           | <b>62</b> |
| 9.10 Output Frequency, Ports Px                                                       | <b>25</b> | 11.3 Related Links                                                                                                   | <b>62</b> |
| 9.11 Typical Characteristics, Outputs                                                 | <b>26</b> | 11.4 Community Resources                                                                                             | <b>62</b> |
| 9.12 Pin-Oscillator Frequency – Ports Px                                              | <b>27</b> | 11.5 Trademarks                                                                                                      | <b>62</b> |
| 9.13 Typical Characteristics, Pin-Oscillator Frequency                                | <b>27</b> | 11.6 Electrostatic Discharge Caution                                                                                 | <b>62</b> |
| 9.14 POR, BOR                                                                         | <b>28</b> | 11.7 Glossary                                                                                                        | <b>62</b> |
| 9.15 DCO Frequency                                                                    | <b>30</b> | <b>12 Mechanical, Packaging, and Orderable Information</b>                                                           | <b>62</b> |
| 9.16 Calibrated DCO Frequencies, Tolerance                                            | <b>31</b> |                                                                                                                      |           |
| 9.17 Wakeup From Lower-Power Modes (LPM3 or LPM4)                                     | <b>32</b> |                                                                                                                      |           |
| 9.18 Typical Characteristics, DCO Clock Wakeup Time From LPM3 or LPM4                 | <b>32</b> |                                                                                                                      |           |
| 9.19 Crystal Oscillator, XT1, Low-Frequency Mode                                      | <b>33</b> |                                                                                                                      |           |

## 5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Date          | Revision | Notes            |
|---------------|----------|------------------|
| February 2014 | *        | Initial release. |

## 6 Device Characteristics


**Table 1. Family Members<sup>(1)(2)</sup>**

| Device      | BSL | EEM | Flash (KB) | RAM (B) | Timer_A | COMP_A+ Channel | ADC10 Channel | USCI_A0, USCI_B0 | Clock        | I/O | Package Type |
|-------------|-----|-----|------------|---------|---------|-----------------|---------------|------------------|--------------|-----|--------------|
| MSP430G2553 | 1   | 1   | 16         | 512     | 2x TA3  | 8               | 8             | 1                | LF, DCO, VLO | 24  | 28-TSSOP     |
|             |     |     |            |         |         |                 |               |                  |              | 16  | 20-TSSOP     |
| MSP430G2453 | 1   | 1   | 8          | 512     | 2x TA3  | 8               | 8             | 1                | LF, DCO, VLO | 24  | 28-TSSOP     |
|             |     |     |            |         |         |                 |               |                  |              | 16  | 20-TSSOP     |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at [www.ti.com](http://www.ti.com).
- (2) Package drawings, thermal data, and symbolization are available at [www.ti.com/packaging](http://www.ti.com/packaging).


## 7 Terminal Configuration and Functions

### 7.1 20-Pin PW Package (Top View)



NOTE: The pulldown resistors of port P3 should be enabled by setting P3REN.x = 1.

### 7.2 28-Pin PW Package (Top View)



## 7.3 Terminal Functions

**Table 2. Terminal Functions**

| TERMINAL                                                                       |      |      | I/O | DESCRIPTION                                                                                                                                                                                                                                                                       |
|--------------------------------------------------------------------------------|------|------|-----|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                                                           | NO.  |      |     |                                                                                                                                                                                                                                                                                   |
|                                                                                | PW20 | PW28 |     |                                                                                                                                                                                                                                                                                   |
| P1.0/<br>TA0CLK/<br>ACLK/<br>A0<br>CA0                                         | 2    | 2    | I/O | General-purpose digital I/O pin<br>Timer0_A, clock signal TACLK input<br>ACLK signal output<br>ADC10 analog input A0<br>Comparator_A+, CA0 input                                                                                                                                  |
| P1.1/<br>TA0.0/<br>UCA0RXD/<br>UCA0SOMI/<br>A1/<br>CA1                         | 3    | 3    | I/O | General-purpose digital I/O pin<br>Timer0_A, capture: CCI0A input, compare: Out0 output / BSL transmit<br>USCI_A0 UART mode: receive data input<br>USCI_A0 SPI mode: slave data out/master in<br>ADC10 analog input A1<br>Comparator_A+, CA1 input                                |
| P1.2/<br>TA0.1/<br>UCA0TXD/<br>UCA0SIMO/<br>A2/<br>CA2                         | 4    | 4    | I/O | General-purpose digital I/O pin<br>Timer0_A, capture: CCI1A input, compare: Out1 output<br>USCI_A0 UART mode: transmit data output<br>USCI_A0 SPI mode: slave data in/master out<br>ADC10 analog input A2<br>Comparator_A+, CA2 input                                             |
| P1.3/<br>ADC10CLK/<br>A3/<br>VREF-/VEREF-/<br>CA3/<br>CAOUT                    | 5    | 5    | I/O | General-purpose digital I/O pin<br>ADC10, conversion clock output<br>ADC10 analog input A3<br>ADC10 negative reference voltage<br>Comparator_A+, CA3 input<br>Comparator_A+, output                                                                                               |
| P1.4/<br>SMCLK/<br>UCB0STE/<br>UCA0CLK/<br>A4/<br>VREF+/VEREF+/<br>CA4/<br>TCK | 6    | 6    | I/O | General-purpose digital I/O pin<br>SMCLK signal output<br>USCI_B0 slave transmit enable<br>USCI_A0 clock input/output<br>ADC10 analog input A4<br>ADC10 positive reference voltage<br>Comparator_A+, CA4 input<br>JTAG test clock, input terminal for device programming and test |
| P1.5/<br>TA0.0/<br>UCB0CLK/<br>UCA0STE/<br>A5/<br>CA5/<br>TMS                  | 7    | 7    | I/O | General-purpose digital I/O pin<br>Timer0_A, compare: Out0 output / BSL receive<br>USCI_B0 clock input/output<br>USCI_A0 slave transmit enable<br>ADC10 analog input A5<br>Comparator_A+, CA5 input<br>JTAG test mode select, input terminal for device programming and test      |

## Terminal Functions (continued)

**Table 2. Terminal Functions (continued)**

| TERMINAL                                                            |      |      | I/O | DESCRIPTION                                                                                                                                                                                                                                                                                          |
|---------------------------------------------------------------------|------|------|-----|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                                                                | NO.  |      |     |                                                                                                                                                                                                                                                                                                      |
|                                                                     | PW20 | PW28 |     |                                                                                                                                                                                                                                                                                                      |
| P1.6/<br>TA0.1/<br>A6/<br>CA6/<br>UCB0SOMI/<br>UCB0SCL/<br>TDI/TCLK | 14   | 22   | I/O | General-purpose digital I/O pin<br>Timer0_A, compare: Out1 output<br>ADC10 analog input A6<br>Comparator_A+, CA6 input<br>USCI_B0 SPI mode: slave out master in<br>USCI_B0 I <sup>2</sup> C mode: SCL I <sup>2</sup> C clock<br>JTAG test data input or test clock input during programming and test |
| P1.7/<br>A7/<br>CA7/<br>CAOUT/<br>UCB0SIMO/<br>UCB0SDA/<br>TDO/TDI  | 15   | 23   | I/O | General-purpose digital I/O pin<br>ADC10 analog input A7<br>Comparator_A+, CA7 input<br>Comparator_A+, output<br>USCI_B0 SPI mode: slave in master out<br>USCI_B0 I <sup>2</sup> C mode: SDA I <sup>2</sup> C data<br>JTAG test data output terminal or test data input during programming and test  |
| P2.0/<br>TA1.0                                                      | 8    | 10   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI0A input, compare: Out0 output                                                                                                                                                                                                              |
| P2.1/<br>TA1.1                                                      | 9    | 11   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI1A input, compare: Out1 output                                                                                                                                                                                                              |
| P2.2/<br>TA1.1                                                      | 10   | 12   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI1B input, compare: Out1 output                                                                                                                                                                                                              |
| P2.3/<br>TA1.0                                                      | 11   | 16   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI0B input, compare: Out0 output                                                                                                                                                                                                              |
| P2.4/<br>TA1.2                                                      | 12   | 17   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI2A input, compare: Out2 output                                                                                                                                                                                                              |
| P2.5/<br>TA1.2                                                      | 13   | 18   | I/O | General-purpose digital I/O pin<br>Timer1_A, capture: CCI2B input, compare: Out2 output                                                                                                                                                                                                              |
| XIN/<br>P2.6/<br>TA0.1                                              | 19   | 27   | I/O | Input terminal of crystal oscillator<br>General-purpose digital I/O pin<br>Timer0_A, compare: Out1 output                                                                                                                                                                                            |
| XOUT/<br>P2.7                                                       | 18   | 26   | I/O | Output terminal of crystal oscillator <sup>(1)</sup><br>General-purpose digital I/O pin                                                                                                                                                                                                              |
| P3.0/<br>TA0.2                                                      | -    | 9    | I/O | General-purpose digital I/O pin<br>Timer0_A, capture: CCI2A input, compare: Out2 output                                                                                                                                                                                                              |
| P3.1/<br>TA1.0                                                      | -    | 8    | I/O | General-purpose digital I/O pin<br>Timer1_A, compare: Out0 output                                                                                                                                                                                                                                    |
| P3.2/<br>TA1.1                                                      | -    | 13   | I/O | General-purpose digital I/O pin<br>Timer1_A, compare: Out1 output                                                                                                                                                                                                                                    |
| P3.3/<br>TA1.2                                                      | -    | 14   | I/O | General-purpose digital I/O<br>Timer1_A, compare: Out2 output                                                                                                                                                                                                                                        |
| P3.4/<br>TA0.0                                                      | -    | 15   | I/O | General-purpose digital I/O<br>Timer0_A, compare: Out0 output                                                                                                                                                                                                                                        |

(1) If XOUT/P2.7 is used as an input, excess current flows until P2SEL.7 is cleared. This is due to the oscillator output driver connection to this pad after reset.

**Terminal Functions (continued)****Table 2. Terminal Functions (continued)**

| TERMINAL                  |      |      | I/O | DESCRIPTION                                                                                                                                             |
|---------------------------|------|------|-----|---------------------------------------------------------------------------------------------------------------------------------------------------------|
| NAME                      | NO.  |      |     |                                                                                                                                                         |
|                           | PW20 | PW28 |     |                                                                                                                                                         |
| P3.5/<br>TA0.1            | -    | 19   | I/O | General-purpose digital I/O<br>Timer0_A, compare: Out1 output                                                                                           |
| P3.6/<br>TA0.2            | -    | 20   | I/O | General-purpose digital I/O<br>Timer0_A, compare: Out2 output                                                                                           |
| P3.7/<br>TA1CLK/<br>CAOUT | -    | 21   | I/O | General-purpose digital I/O<br>Timer1_A, clock signal TACLK input<br>Comparator_A+, output                                                              |
| RST/<br>NMI/<br>SBWTDIO   | 16   | 24   | I   | Reset<br>Nonmaskable interrupt input<br>Spy-Bi-Wire test data input/output during programming and test                                                  |
| TEST/<br><br>SBWTCK       | 17   | 25   | I   | Selects test mode for JTAG pins on Port 1. The device protection fuse is connected to TEST.<br>Spy-Bi-Wire test clock input during programming and test |
| AVCC                      | NA   | NA   | NA  | Analog supply voltage                                                                                                                                   |
| DVCC                      | 1    | 1    | NA  | Digital supply voltage                                                                                                                                  |
| DVSS                      | 20   | 28   | NA  | Ground reference                                                                                                                                        |
| NC                        | NA   | NA   | NA  | Not connected                                                                                                                                           |
| QFN Pad                   | NA   | NA   | NA  | QFN package pad. Connection to VSS is recommended.                                                                                                      |



## 8 Detailed Description

### 8.1 CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

The instruction set consists of the original 51 instructions with three formats and seven address modes and additional instructions for the expanded address range. Each instruction can operate on word and byte data.

### 8.2 Instruction Set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. [Table 3](#) shows examples of the three types of instruction formats; [Table 4](#) shows the address modes.

#### Instruction Set (continued)

|                          |           |
|--------------------------|-----------|
| Program Counter          | PC/R0     |
| Stack Pointer            | SP/R1     |
| Status Register          | SR/CG1/R2 |
| Constant Generator       | CG2/R3    |
| General-Purpose Register | R4        |
| General-Purpose Register | R5        |
| General-Purpose Register | R6        |
| General-Purpose Register | R7        |
| General-Purpose Register | R8        |
| General-Purpose Register | R9        |
| General-Purpose Register | R10       |
| General-Purpose Register | R11       |
| General-Purpose Register | R12       |
| General-Purpose Register | R13       |
| General-Purpose Register | R14       |
| General-Purpose Register | R15       |

**Table 3. Instruction Word Formats**

| INSTRUCTION FORMAT                | EXAMPLE   | OPERATION             |
|-----------------------------------|-----------|-----------------------|
| Dual operands, source-destination | ADD R4,R5 | R4 + R5 --> R5        |
| Single operands, destination only | CALL R8   | PC -->(TOS), R8--> PC |
| Relative jump, un/conditional     | JNE       | Jump-on-equal bit = 0 |

**Table 4. Address Mode Descriptions<sup>(1)</sup>**

| ADDRESS MODE           | S | D | SYNTAX          | EXAMPLE          | OPERATION                              |
|------------------------|---|---|-----------------|------------------|----------------------------------------|
| Register               | ✓ | ✓ | MOV Rs,Rd       | MOV R10,R11      | R10 -- --> R11                         |
| Indexed                | ✓ | ✓ | MOV X(Rn),Y(Rm) | MOV 2(R5),6(R6)  | M(2+R5) -- --> M(6+R6)                 |
| Symbolic (PC relative) | ✓ | ✓ | MOV EDE,TONI    |                  | M(EDE) -- --> M(TONI)                  |
| Absolute               | ✓ | ✓ | MOV &MEM,&TCDAT |                  | M(MEM) -- --> M(TCDAT)                 |
| Indirect               | ✓ |   | MOV @Rn,Y(Rm)   | MOV @R10,Tab(R6) | M(R10) -- --> M(Tab+R6)                |
| Indirect autoincrement | ✓ |   | MOV @Rn+,Rm     | MOV @R10+,R11    | M(R10) -- --> R11<br>R10 + 2-- --> R10 |
| Immediate              | ✓ |   | MOV #X,TONI     | MOV #45,TONI     | #45 -- --> M(TONI)                     |

(1) S = source, D = destination

### 8.3 Operating Modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the low-power modes, service the request, and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
  - All clocks are active
- Low-power mode 0 (LPM0)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
- Low-power mode 1 (LPM1)
  - CPU is disabled
  - ACLK and SMCLK remain active, MCLK is disabled
  - DCO's dc generator is disabled if DCO not used in active mode
- Low-power mode 2 (LPM2)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator remains enabled
  - ACLK remains active
- Low-power mode 3 (LPM3)
  - CPU is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - ACLK remains active
- Low-power mode 4 (LPM4)
  - CPU is disabled
  - ACLK is disabled
  - MCLK and SMCLK are disabled
  - DCO's dc generator is disabled
  - Crystal oscillator is stopped

## 8.4 Interrupt Vector Addresses

The interrupt vectors and the power-up starting address are located in the address range 0FFFFh to 0FFC0h. The vector contains the 16-bit address of the appropriate interrupt handler instruction sequence.

If the reset vector (located at address 0FFFEh) contains 0FFFFh (for example, flash is not programmed), the CPU goes into LPM4 immediately after power-up.

**Table 5. Interrupt Sources, Flags, and Vectors**

| INTERRUPT SOURCE                                                                                       | INTERRUPT FLAG                                    | SYSTEM INTERRUPT                                   | WORD ADDRESS        | PRIORITY        |
|--------------------------------------------------------------------------------------------------------|---------------------------------------------------|----------------------------------------------------|---------------------|-----------------|
| Power-Up<br>External Reset<br>Watchdog Timer+<br>Flash key violation<br>PC out-of-range <sup>(1)</sup> | PORIFG<br>RSTIFG<br>WDTIFG<br>KEYV <sup>(2)</sup> | Reset                                              | 0FFFEh              | 31, highest     |
| NMI<br>Oscillator fault<br>Flash memory access violation                                               | NMIIFG<br>OFIFG<br>ACCVIFG <sup>(2)(3)</sup>      | (non)-maskable<br>(non)-maskable<br>(non)-maskable | 0FFFCCh             | 30              |
| Timer1_A3                                                                                              | TA1CCR0 CCIFG <sup>(4)</sup>                      | maskable                                           | 0FFFAh              | 29              |
| Timer1_A3                                                                                              | TA1CCR2 TA1CCR1 CCIFG,<br>TAIFG <sup>(2)(4)</sup> | maskable                                           | 0FFF8h              | 28              |
| Comparator_A+                                                                                          | CAIFG <sup>(4)</sup>                              | maskable                                           | 0FFF6h              | 27              |
| Watchdog Timer+                                                                                        | WDTIFG                                            | maskable                                           | 0FFF4h              | 26              |
| Timer0_A3                                                                                              | TA0CCR0 CCIFG <sup>(4)</sup>                      | maskable                                           | 0FFF2h              | 25              |
| Timer0_A3                                                                                              | TA0CCR2 TA0CCR1 CCIFG, TAIFG <sup>(5)(4)</sup>    | maskable                                           | 0FFF0h              | 24              |
| USCI_A0/USCI_B0 receive<br>USCI_B0 I <sup>2</sup> C status                                             | UCA0RXIFG, UCB0RXIFG <sup>(2)(5)</sup>            | maskable                                           | 0FFEEh              | 23              |
| USCI_A0/USCI_B0 transmit<br>USCI_B0 I <sup>2</sup> C receive/transmit                                  | UCA0TXIFG, UCB0TXIFG <sup>(2)(6)</sup>            | maskable                                           | 0FFECCh             | 22              |
| ADC10<br>(MSP430G2x53 only)                                                                            | ADC10IFG <sup>(4)</sup>                           | maskable                                           | 0FFEAh              | 21              |
|                                                                                                        |                                                   |                                                    | 0FFE8h              | 20              |
| I/O Port P2 (up to eight flags)                                                                        | P2IFG.0 to P2IFG.7 <sup>(2)(4)</sup>              | maskable                                           | 0FFE6h              | 19              |
| I/O Port P1 (up to eight flags)                                                                        | P1IFG.0 to P1IFG.7 <sup>(2)(4)</sup>              | maskable                                           | 0FFE4h              | 18              |
|                                                                                                        |                                                   |                                                    | 0FFE2h              | 17              |
|                                                                                                        |                                                   |                                                    | 0FFE0h              | 16              |
| See <sup>(7)</sup>                                                                                     |                                                   |                                                    | 0FFDEh              | 15              |
| See <sup>(8)</sup>                                                                                     |                                                   |                                                    | 0FFDEh to<br>0FFC0h | 14 to 0, lowest |

- (1) A reset is generated if the CPU tries to fetch instructions from within the module register memory address range (0h to 01FFh) or from within unused address ranges.
- (2) Multiple source flags
- (3) (non)-maskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt enable cannot.
- (4) Interrupt flags are located in the module.
- (5) In SPI mode: UCB0RXIFG. In I<sup>2</sup>C mode: UCA1IFG, UCNACKIFG, ICSTTIFG, UCSTPIFG.
- (6) In UART or SPI mode: UCB0TXIFG. In I<sup>2</sup>C mode: UCB0RXIFG, UCB0TXIFG.
- (7) This location is used as bootstrap loader security key (BSLSKEY). A 0xAA55 at this location disables the BSL completely. A zero (0h) disables the erasure of the flash if an invalid password is supplied.
- (8) The interrupt vectors at addresses 0FFDEh to 0FFC0h are not used in this device and can be used for regular program code if necessary.

## 8.5 Special Function Registers (SFRs)

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

|               |                                                                                   |                                                         |
|---------------|-----------------------------------------------------------------------------------|---------------------------------------------------------|
| <b>Legend</b> | <b>rw:</b>                                                                        | Bit can be read and written.                            |
|               | <b>rw-0,1:</b>                                                                    | Bit can be read and written. It is reset or set by PUC. |
|               | <b>rw-(0,1):</b>                                                                  | Bit can be read and written. It is reset or set by POR. |
|               |  | SFR bit is not present in device.                       |

**Table 6. Interrupt Enable Register 1 and 2**

| Address | 7                                                                                 | 6                                                                                 | 5      | 4     | 3                                                                                  | 2                                                                                   | 1    | 0     |
|---------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|--------|-------|------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|------|-------|
| 00h     |  |  | ACCVIE | NMIIE |  |  | OFIE | WDTIE |
|         |                                                                                   |                                                                                   | rw-0   | rw-0  |                                                                                    |                                                                                     | rw-0 | rw-0  |

**WDTIE** Watchdog Timer interrupt enable. Inactive if watchdog mode is selected. Active if Watchdog Timer is configured in interval timer mode.

**OFIE** Oscillator fault interrupt enable

**NMIIE** (Non)maskable interrupt enable

**ACCVIE** Flash access violation interrupt enable

| Address | 7                                                                                 | 6                                                                                 | 5                                                                                 | 4                                                                                 | 3        | 2        | 1        | 0        |
|---------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|-----------------------------------------------------------------------------------|----------|----------|----------|----------|
| 01h     |  |  |  |  | UCB0TXIE | UCB0RXIE | UCA0TXIE | UCA0RXIE |
|         |                                                                                   |                                                                                   |                                                                                   |                                                                                   | rw-0     | rw-0     | rw-0     | rw-0     |

**UCA0RXIE** USCI\_A0 receive interrupt enable

**UCA0TXIE** USCI\_A0 transmit interrupt enable

**UCB0RXIE** USCI\_B0 receive interrupt enable

**UCB0TXIE** USCI\_B0 transmit interrupt enable

**Table 7. Interrupt Flag Register 1 and 2**

| Address | 7                                                                                   | 6                                                                                   | 5                                                                                   | 4      | 3      | 2      | 1     | 0      |
|---------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|--------|--------|--------|-------|--------|
| 02h     |  |  |  | NMIIFG | RSTIFG | PORIFG | OFIFG | WDTIFG |
|         |                                                                                     |                                                                                     |                                                                                     | rw-0   | rw-(0) | rw-(1) | rw-1  | rw-(0) |

**WDTIFG** Set on watchdog timer overflow (in watchdog mode) or security key violation. Reset on V<sub>CC</sub> power-on or a reset condition at the RST/NMI pin in reset mode.

**OFIFG** Flag set on oscillator fault.

**PORIFG** Power-On Reset interrupt flag. Set on V<sub>CC</sub> power-up.

**RSTIFG** External reset interrupt flag. Set on a reset condition at RST/NMI pin in reset mode. Reset on V<sub>CC</sub> power-up.

**NMIIFG** Set via RST/NMI pin

| Address | 7                                                                                   | 6                                                                                   | 5                                                                                   | 4                                                                                   | 3         | 2         | 1         | 0         |
|---------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-------------------------------------------------------------------------------------|-----------|-----------|-----------|-----------|
| 03h     |  |  |  |  | UCB0TXIFG | UCB0RXIFG | UCA0TXIFG | UCA0RXIFG |
|         |                                                                                     |                                                                                     |                                                                                     |                                                                                     | rw-1      | rw-0      | rw-1      | rw-0      |

**UCA0RXIFG** USCI\_A0 receive interrupt flag

**UCA0TXIFG** USCI\_A0 transmit interrupt flag

**UCB0RXIFG** USCI\_B0 receive interrupt flag

**UCB0TXIFG** USCI\_B0 transmit interrupt flag

## 8.6 Memory Organization

**Table 8. Memory Organization**

|                        |           | MSP430G2453      | MSP430G2553      |
|------------------------|-----------|------------------|------------------|
| Memory                 | Size      | 8kB              | 16kB             |
| Main: interrupt vector | Flash     | 0xFFFF to 0xFFC0 | 0xFFFF to 0xFFC0 |
| Main: code memory      | Flash     | 0xFFFF to 0xE000 | 0xFFFF to 0xC000 |
| Information memory     | Size      | 256 Byte         | 256 Byte         |
|                        | Flash     | 010FFh to 01000h | 010FFh to 01000h |
| RAM                    | Size      | 512 Byte         | 512 Byte         |
|                        |           | 0x03FF to 0x0200 | 0x03FF to 0x0200 |
| Peripherals            | 16-bit    | 01FFh to 0100h   | 01FFh to 0100h   |
|                        | 8-bit     | 0FFh to 010h     | 0FFh to 010h     |
|                        | 8-bit SFR | 0Fh to 00h       | 0Fh to 00h       |

## 8.7 Bootstrap Loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the *MSP430 Programming Via the Bootstrap Loader User's Guide* (SLAU319).

**Table 9. BSL Function Pins**

| BSL FUNCTION  | 20-PIN PW PACKAGE | 28-PIN PW PACKAGE |
|---------------|-------------------|-------------------|
| Data transmit | 3 - P1.1          | 3 - P1.1          |
| Data receive  | 7 - P1.5          | 7 - P1.5          |

## 8.8 Flash Memory

The flash memory can be programmed via the Spy-Bi-Wire/JTAG port or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and four segments of information memory (A to D) of 64 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A to D can be erased individually or as a group with segments 0 to n. Segments A to D are also called *information memory*.
- Segment A contains calibration data. After reset segment A is protected against programming and erasing. It can be unlocked but care should be taken not to erase this segment if the device-specific calibration data is required.

## 8.9 Peripherals

Peripherals are connected to the CPU through data, address, and control buses and can be handled using all instructions. For complete module descriptions, see the *MSP430x2xx Family User's Guide* (SLAU144).

### 8.9.1 Oscillator and System Clock

The clock system is supported by the basic clock module that includes support for a 32768-Hz watch crystal oscillator, an internal very-low-power low-frequency oscillator and an internal digitally controlled oscillator (DCO). The basic clock module is designed to meet the requirements of both low system cost and low power consumption. The internal DCO provides a fast turn-on clock source and stabilizes in less than 1  $\mu$ s. The basic clock module provides the following clock signals:

- Auxiliary clock (ACLK), sourced either from a 32768-Hz watch crystal or the internal LF oscillator.
- Main clock (MCLK), the system clock used by the CPU.
- Sub-Main clock (SMCLK), the sub-system clock used by the peripheral modules.

The DCO settings to calibrate the DCO output frequency are stored in the information memory segment A.

### 8.9.2 Main DCO Characteristics

- All ranges selected by RSELx overlap with RSELx + 1: RSELx = 0 overlaps RSELx = 1, ... RSELx = 14 overlaps RSELx = 15.
- DCO control bits DCOx have a step size as defined by parameter  $S_{DCO}$ .
- Modulation control bits MODx select how often  $f_{DCO(RSEL,DCO+1)}$  is used within the period of 32 DCOCLK cycles. The frequency  $f_{DCO(RSEL,DCO)}$  is used for the remaining cycles. The frequency is an average equal to:

$$f_{average} = \frac{32 \times f_{DCO(RSEL,DCO)} \times f_{DCO(RSEL,DCO+1)}}{MOD \times f_{DCO(RSEL,DCO)} + (32 - MOD) \times f_{DCO(RSEL,DCO+1)}}$$

## Peripherals (continued)

### 8.9.3 Calibration Data Stored in Information Memory Segment A

Calibration data is stored for both the DCO and for ADC10 organized in a tag-length-value structure.

**Table 10. Tags Used by the ADC Calibration Tags**

| NAME        | ADDRESS | VALUE | DESCRIPTION                                                                                    |
|-------------|---------|-------|------------------------------------------------------------------------------------------------|
| TAG_DCO_30  | 0x10F6  | 0x01  | DCO frequency calibration at $V_{CC} = 3\text{ V}$ and $T_A = 30^\circ\text{C}$ at calibration |
| TAG_ADC10_1 | 0x10DA  | 0x10  | ADC10_1 calibration tag                                                                        |
| TAG_EMPTY   | -       | 0xFE  | Identifier for empty memory areas                                                              |

**Table 11. Labels Used by the ADC Calibration Tags**

| LABEL                 | ADDRESS OFFSET | SIZE | CONDITION AT CALIBRATION AND DESCRIPTION                           |
|-----------------------|----------------|------|--------------------------------------------------------------------|
| CAL_ADC_25T85         | 0x0010         | word | INCHx = 0x1010, REF2_5 = 1, $T_A = 85^\circ\text{C}$               |
| CAL_ADC_25T30         | 0x000E         | word | INCHx = 0x1010, REF2_5 = 1, $T_A = 30^\circ\text{C}$               |
| CAL_ADC_25VREF_FACTOR | 0x000C         | word | REF2_5 = 1, $T_A = 30^\circ\text{C}$ , $I_{VREF+} = 1\text{ mA}$   |
| CAL_ADC_15T85         | 0x000A         | word | INCHx = 0x1010, REF2_5 = 0, $T_A = 85^\circ\text{C}$               |
| CAL_ADC_15T30         | 0x0008         | word | INCHx = 0x1010, REF2_5 = 0, $T_A = 30^\circ\text{C}$               |
| CAL_ADC_15VREF_FACTOR | 0x0006         | word | REF2_5 = 0, $T_A = 30^\circ\text{C}$ , $I_{VREF+} = 0.5\text{ mA}$ |
| CAL_ADC_OFFSET        | 0x0004         | word | External VREF = 1.5 V, $f_{\text{ADC10CLK}} = 5\text{ MHz}$        |
| CAL_ADC_GAIN_FACTOR   | 0x0002         | word | External VREF = 1.5 V, $f_{\text{ADC10CLK}} = 5\text{ MHz}$        |
| CAL_BC1_1MHZ          | 0x0009         | byte | -                                                                  |
| CAL_DCO_1MHZ          | 0x0008         | byte | -                                                                  |
| CAL_BC1_8MHZ          | 0x0007         | byte | -                                                                  |
| CAL_DCO_8MHZ          | 0x0006         | byte | -                                                                  |
| CAL_BC1_12MHZ         | 0x0005         | byte | -                                                                  |
| CAL_DCO_12MHZ         | 0x0004         | byte | -                                                                  |
| CAL_BC1_16MHZ         | 0x0003         | byte | -                                                                  |
| CAL_DCO_16MHZ         | 0x0002         | byte | -                                                                  |

### 8.9.4 Brownout

The brownout circuit is implemented to provide the proper internal reset signal to the device during power on and power off.

### 8.9.5 Digital I/O

Up to three 8-bit I/O ports are implemented:

- All individual I/O bits are independently programmable.
- Any combination of input, output, and interrupt condition (port P1 and port P2 only) is possible.
- Edge-selectable interrupt input capability for all bits of port P1 and port P2 (if available).
- Read/write access to port-control registers is supported by all instructions.
- Each I/O has an individually programmable pullup or pulldown resistor.
- Each I/O has an individually programmable pin oscillator enable bit to enable low-cost capacitive touch detection.

### 8.9.6 Watchdog Timer (WDT+)

The primary function of the watchdog timer (WDT+) module is to perform a controlled system restart after a software problem occurs. If the selected time interval expires, a system reset is generated. If the watchdog function is not needed in an application, the module can be disabled or configured as an interval timer and can generate interrupts at selected time intervals.

### 8.9.7 Timer\_A3 (TA0, TA1)

Timer0/1\_A3 is a 16-bit timer/counter with three capture/compare registers. Timer\_A3 can support multiple capture/compares, PWM outputs, and interval timing. Timer\_A3 also has extensive interrupt capabilities. Interrupts may be generated from the counter on overflow conditions and from each of the capture/compare registers.

**Table 12. Timer0\_A3 Signal Connections**

| INPUT PIN NUMBER |        | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | OUTPUT PIN NUMBER |         |
|------------------|--------|---------------------|-------------------|--------------|----------------------|-------------------|---------|
| PW20             | PW28   |                     |                   |              |                      | PW20              | PW28    |
| P1.0-2           | P1.0-2 | TACLK               | TACLK             | Timer        | NA                   |                   |         |
|                  |        | ACLK                | ACLK              |              |                      |                   |         |
|                  |        | SMCLK               | SMCLK             |              |                      |                   |         |
| PinOsc           | PinOsc | TACLK               | INCLK             |              |                      |                   |         |
| P1.1-3           | P1.1-3 | TA0.0               | CCI0A             | CCR0         | TA0                  | P1.1-3            | P1.1-3  |
|                  |        | ACLK                | CCI0B             |              |                      | P1.5-7            | P1.5-7  |
|                  |        | V <sub>SS</sub>     | GND               |              |                      |                   | P3.4-15 |
|                  |        | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   |         |
| P1.2-4           | P1.2-4 | TA0.1               | CCI1A             | CCR1         | TA1                  | P1.2-4            | P1.2-4  |
|                  |        | CAOUT               | CCI1B             |              |                      | P1.6-14           | P1.6-22 |
|                  |        | V <sub>SS</sub>     | GND               |              |                      | P2.6-19           | P2.6-27 |
|                  |        | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   | P3.5-19 |
|                  | P3.0-9 | TA0.2               | CCI2A             | CCR2         | TA2                  |                   | P3.0-9  |
| PinOsc           | PinOsc | TA0.2               | CCI2B             |              |                      |                   | P3.6-20 |
|                  |        | V <sub>SS</sub>     | GND               |              |                      |                   |         |
|                  |        | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   |         |

**Table 13. Timer1\_A3 Signal Connections**

| INPUT PIN NUMBER |         | DEVICE INPUT SIGNAL | MODULE INPUT NAME | MODULE BLOCK | MODULE OUTPUT SIGNAL | OUTPUT PIN NUMBER |         |
|------------------|---------|---------------------|-------------------|--------------|----------------------|-------------------|---------|
| PW20             | PW28    |                     |                   |              |                      | PW20              | PW28    |
| -                | P3.7-21 | TACLK               | TACLK             | Timer        | NA                   |                   |         |
|                  |         | ACLK                | ACLK              |              |                      |                   |         |
|                  |         | SMCLK               | SMCLK             |              |                      |                   |         |
| -                | P3.7-21 | TACLK               | INCLK             |              |                      |                   |         |
| P2.0-8           | P2.0-10 | TA1.0               | CCI0A             | CCR0         | TA0                  | P2.0-8            | P2.0-10 |
| P2.3-11          | P2.3-16 | TA1.0               | CCI0B             |              |                      | P2.3-11           | P2.3-16 |
|                  |         | V <sub>SS</sub>     | GND               |              |                      |                   | P3.1-8  |
|                  |         | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   |         |
| P2.1-9           | P2.1-11 | TA1.1               | CCI1A             | CCR1         | TA1                  | P2.1-9            | P2.1-11 |
| P2.2-10          | P2.2-12 | TA1.1               | CCI1B             |              |                      | P2.2-10           | P2.2-12 |
|                  |         | V <sub>SS</sub>     | GND               |              |                      |                   | P3.2-13 |
|                  |         | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   |         |
| P2.4-12          | P2.4-17 | TA1.2               | CCI2A             | CCR2         | TA2                  | P2.4-12           | P2.4-17 |
| P2.5-13          | P2.5-18 | TA1.2               | CCI2B             |              |                      | P2.5-13           | P2.5-18 |
|                  |         | V <sub>SS</sub>     | GND               |              |                      |                   | P3.3-14 |
|                  |         | V <sub>CC</sub>     | V <sub>CC</sub>   |              |                      |                   |         |



### 8.9.8 Universal Serial Communications Interface (USCI)

The USCI module is used for serial data communication. The USCI module supports synchronous communication protocols such as SPI (3 or 4 pin) and I<sup>2</sup>C, and asynchronous communication protocols such as UART, enhanced UART with automatic baudrate detection (LIN), and IrDA. Not all packages support the USCI functionality.

USCI\_A0 provides support for SPI (3 or 4 pin), UART, enhanced UART, and IrDA.

USCI\_B0 provides support for SPI (3 or 4 pin) and I<sup>2</sup>C.

### 8.9.9 Comparator\_A+

The primary function of the comparator\_A+ module is to support precision slope analog-to-digital conversions, battery-voltage supervision, and monitoring of external analog signals.

### 8.9.10 ADC10

The ADC10 module supports fast 10-bit analog-to-digital conversions. The module implements a 10-bit SAR core, sample select control, reference generator, and data transfer controller (DTC) for automatic conversion result handling, allowing ADC samples to be converted and stored without any CPU intervention.

### 8.9.11 Peripheral File Map

**Table 14. Peripherals With Word Access**

| MODULE          | REGISTER DESCRIPTION            | REGISTER NAME | OFFSET |
|-----------------|---------------------------------|---------------|--------|
| ADC10           | ADC data transfer start address | ADC10SA       | 1BCh   |
|                 | ADC memory                      | ADC10MEM      | 1B4h   |
|                 | ADC control register 1          | ADC10CTL1     | 1B2h   |
|                 | ADC control register 0          | ADC10CTL0     | 1B0h   |
| Timer1_A3       | Capture/compare register        | TA1CCR2       | 0196h  |
|                 | Capture/compare register        | TA1CCR1       | 0194h  |
|                 | Capture/compare register        | TA1CCR0       | 0192h  |
|                 | Timer_A register                | TA1R          | 0190h  |
|                 | Capture/compare control         | TA1CCTL2      | 0186h  |
|                 | Capture/compare control         | TA1CCTL1      | 0184h  |
|                 | Capture/compare control         | TA1CCTL0      | 0182h  |
|                 | Timer_A control                 | TA1CTL        | 0180h  |
|                 | Timer_A interrupt vector        | TA1IV         | 011Eh  |
| Timer0_A3       | Capture/compare register        | TA0CCR2       | 0176h  |
|                 | Capture/compare register        | TA0CCR1       | 0174h  |
|                 | Capture/compare register        | TA0CCR0       | 0172h  |
|                 | Timer_A register                | TA0R          | 0170h  |
|                 | Capture/compare control         | TA0CCTL2      | 0166h  |
|                 | Capture/compare control         | TA0CCTL1      | 0164h  |
|                 | Capture/compare control         | TA0CCTL0      | 0162h  |
|                 | Timer_A control                 | TA0CTL        | 0160h  |
|                 | Timer_A interrupt vector        | TA0IV         | 012Eh  |
| Flash Memory    | Flash control 3                 | FCTL3         | 012Ch  |
|                 | Flash control 2                 | FCTL2         | 012Ah  |
|                 | Flash control 1                 | FCTL1         | 0128h  |
| Watchdog Timer+ | Watchdog/timer control          | WDTCTL        | 0120h  |

**Table 15. Peripherals With Byte Access**

| MODULE                      | REGISTER DESCRIPTION                      | REGISTER NAME | OFFSET |
|-----------------------------|-------------------------------------------|---------------|--------|
| USCI_B0                     | USCI_B0 transmit buffer                   | UCB0TXBUF     | 06Fh   |
|                             | USCI_B0 receive buffer                    | UCB0RXBUF     | 06Eh   |
|                             | USCI_B0 status                            | UCB0STAT      | 06Dh   |
|                             | USCI_B0 I <sup>2</sup> C Interrupt enable | UCB0CIE       | 06Ch   |
|                             | USCI_B0 bit rate control 1                | UCB0BR1       | 06Bh   |
|                             | USCI_B0 bit rate control 0                | UCB0BR0       | 06Ah   |
|                             | USCI_B0 control 1                         | UCB0CTL1      | 069h   |
|                             | USCI_B0 control 0                         | UCB0CTL0      | 068h   |
|                             | USCI_B0 I <sup>2</sup> C slave address    | UCB0SA        | 011Ah  |
|                             | USCI_B0 I <sup>2</sup> C own address      | UCB0OA        | 0118h  |
| USCI_A0                     | USCI_A0 transmit buffer                   | UCA0TXBUF     | 067h   |
|                             | USCI_A0 receive buffer                    | UCA0RXBUF     | 066h   |
|                             | USCI_A0 status                            | UCA0STAT      | 065h   |
|                             | USCI_A0 modulation control                | UCA0MCTL      | 064h   |
|                             | USCI_A0 baud rate control 1               | UCA0BR1       | 063h   |
|                             | USCI_A0 baud rate control 0               | UCA0BR0       | 062h   |
|                             | USCI_A0 control 1                         | UCA0CTL1      | 061h   |
|                             | USCI_A0 control 0                         | UCA0CTL0      | 060h   |
|                             | USCI_A0 IrDA receive control              | UCA0IRRCTL    | 05Fh   |
|                             | USCI_A0 IrDA transmit control             | UCA0IRTCTL    | 05Eh   |
|                             | USCI_A0 auto baud rate control            | UCA0ABCTL     | 05Dh   |
| ADC10                       | ADC analog enable 0                       | ADC10AE0      | 04Ah   |
|                             | ADC analog enable 1                       | ADC10AE1      | 04Bh   |
|                             | ADC data transfer control register 1      | ADC10DTC1     | 049h   |
|                             | ADC data transfer control register 0      | ADC10DTC0     | 048h   |
| Comparator_A+               | Comparator_A+ port disable                | CAPD          | 05Bh   |
|                             | Comparator_A+ control 2                   | CACTL2        | 05Ah   |
|                             | Comparator_A+ control 1                   | CACTL1        | 059h   |
| Basic Clock System+         | Basic clock system control 3              | BCSCTL3       | 053h   |
|                             | Basic clock system control 2              | BCSCTL2       | 058h   |
|                             | Basic clock system control 1              | BCSCTL1       | 057h   |
|                             | DCO clock frequency control               | DCOCTL        | 056h   |
| Port P3<br>(28-pin PW only) | Port P3 selection 2. pin                  | P3SEL2        | 043h   |
|                             | Port P3 resistor enable                   | P3REN         | 010h   |
|                             | Port P3 selection                         | P3SEL         | 01Bh   |
|                             | Port P3 direction                         | P3DIR         | 01Ah   |
|                             | Port P3 output                            | P3OUT         | 019h   |
|                             | Port P3 input                             | P3IN          | 018h   |
| Port P2                     | Port P2 selection 2                       | P2SEL2        | 042h   |
|                             | Port P2 resistor enable                   | P2REN         | 02Fh   |
|                             | Port P2 selection                         | P2SEL         | 02Eh   |
|                             | Port P2 interrupt enable                  | P2IE          | 02Dh   |
|                             | Port P2 interrupt edge select             | P2IES         | 02Ch   |
|                             | Port P2 interrupt flag                    | P2IFG         | 02Bh   |
|                             | Port P2 direction                         | P2DIR         | 02Ah   |
|                             | Port P2 output                            | P2OUT         | 029h   |
|                             | Port P2 input                             | P2IN          | 028h   |

**Table 15. Peripherals With Byte Access (continued)**

| MODULE           | REGISTER DESCRIPTION          | REGISTER NAME | OFFSET |
|------------------|-------------------------------|---------------|--------|
| Port P1          | Port P1 selection 2           | P1SEL2        | 041h   |
|                  | Port P1 resistor enable       | P1REN         | 027h   |
|                  | Port P1 selection             | P1SEL         | 026h   |
|                  | Port P1 interrupt enable      | P1IE          | 025h   |
|                  | Port P1 interrupt edge select | P1IES         | 024h   |
|                  | Port P1 interrupt flag        | P1IFG         | 023h   |
|                  | Port P1 direction             | P1DIR         | 022h   |
|                  | Port P1 output                | P1OUT         | 021h   |
|                  | Port P1 input                 | P1IN          | 020h   |
| Special Function | SFR interrupt flag 2          | IFG2          | 003h   |
|                  | SFR interrupt flag 1          | IFG1          | 002h   |
|                  | SFR interrupt enable 2        | IE2           | 001h   |
|                  | SFR interrupt enable 1        | IE1           | 000h   |

## 9 Specifications

### 9.1 Absolute Maximum Ratings<sup>(1)</sup>

|                                                     |                     |                            |
|-----------------------------------------------------|---------------------|----------------------------|
| Voltage applied at $V_{CC}$ to $V_{SS}$             |                     | –0.3 V to 4.1 V            |
| Voltage applied to any pin <sup>(2)</sup>           |                     | –0.3 V to $V_{CC} + 0.3$ V |
| Diode current at any device pin                     |                     | ±2 mA                      |
| Storage temperature range, $T_{stg}$ <sup>(3)</sup> | Unprogrammed device | –55°C to 150°C             |
|                                                     | Programmed device   | –55°C to 150°C             |


- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages referenced to  $V_{SS}$ . The JTAG fuse-blow voltage,  $V_{FB}$ , is allowed to exceed the absolute maximum rating. The voltage is applied to the TEST pin when blowing the JTAG fuse.
- (3) Higher temperature may be applied during board soldering according to the current JEDEC J-STD-020 specification with peak reflow temperatures not higher than classified on the device label on the shipping boxes or reels.

### 9.2 Recommended Operating Conditions

Typical values are specified at  $V_{CC} = 3.3$  V and  $T_A = 25^\circ\text{C}$  (unless otherwise noted)

|                     |                                                                | MIN                                                | NOM | MAX | UNIT |     |
|---------------------|----------------------------------------------------------------|----------------------------------------------------|-----|-----|------|-----|
| V <sub>CC</sub>     | Supply voltage                                                 | During program execution                           |     | 1.8 | 3.6  | V   |
|                     |                                                                | During flash programming or erase                  |     | 2.2 | 3.6  |     |
| V <sub>SS</sub>     | Supply voltage                                                 | 0                                                  |     |     | V    |     |
| T <sub>A</sub>      | Operating free-air temperature                                 | I version                                          |     | −40 | 85   | °C  |
| f <sub>SYSTEM</sub> | Processor frequency (maximum MCLK frequency) <sup>(1)(2)</sup> | V <sub>CC</sub> = 1.8 V,<br>Duty cycle = 50% ± 10% |     | dc  | 6    | MHz |
|                     |                                                                | V <sub>CC</sub> = 2.7 V,<br>Duty cycle = 50% ± 10% |     | dc  | 12   |     |
|                     |                                                                | V <sub>CC</sub> = 3.3 V,<br>Duty cycle = 50% ± 10% |     | dc  | 16   |     |

- (1) The MSP430 CPU is clocked directly with MCLK. Both the high and low phase of MCLK must not exceed the pulse duration of the specified maximum frequency.
- (2) Modules might have a different maximum input clock specification. See the specification of the respective module in this data sheet.



Note: Minimum processor frequency is defined by system clock. Flash program or erase operations require a minimum  $V_{CC}$  of 2.2 V.

**Figure 2. Safe Operating Area**

### 9.3 Active Mode Supply Current Into $V_{CC}$ Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)(2)</sup>

| PARAMETER                                       | TEST CONDITIONS                                                                                                                                                                                                   | $T_A$ | $V_{CC}$ | MIN | TYP | MAX | UNIT          |
|-------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|-----|-----|-----|---------------|
| $I_{AM,1MHz}$ Active mode (AM) current at 1 MHz | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 1\text{ MHz}$ ,<br>$f_{ACLK} = 0\text{ Hz}$ ,<br>Program executes in flash,<br>BCSCTL1 = CALBC1_1MHz,<br>DCOCTL = CALDCO_1MHz,<br>CPUOFF = 0, SCG0 = 0, SCG1 = 0,<br>OSCOFF = 0 |       | 2.2 V    |     | 230 |     | $\mu\text{A}$ |
|                                                 |                                                                                                                                                                                                                   |       | 3 V      |     | 330 | 420 |               |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

### 9.4 Typical Characteristics, Active Mode Supply Current (Into $V_{CC}$ )




Figure 3. Active Mode Current vs  $V_{CC}$ ,  $T_A = 25^\circ\text{C}$




Figure 4. Active Mode Current vs DCO Frequency

## 9.5 Low-Power Mode Supply Currents (Into $V_{CC}$ ) Excluding External Current

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1) (2)</sup>

| PARAMETER                                                      | TEST CONDITIONS                                                                                                                                                                     | $T_A$ | $V_{CC}$ | MIN | TYP | MAX | UNIT    |
|----------------------------------------------------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|----------|-----|-----|-----|---------|
| $I_{LPM0,1MHz}$ Low-power mode 0 (LPM0) current <sup>(3)</sup> | $f_{MCLK} = 0$ MHz,<br>$f_{SMCLK} = f_{DCO} = 1$ MHz,<br>$f_{ACLK} = 32768$ Hz,<br>BCSCTL1 = CALBC1_1MHZ,<br>DCOCTL = CALDCO_1MHZ,<br>CPUOFF = 1, SCG0 = 0, SCG1 = 0,<br>OSCOFF = 0 | 25°C  | 2.2 V    |     | 56  |     | $\mu A$ |
| $I_{LPM2}$ Low-power mode 2 (LPM2) current <sup>(4)</sup>      | $f_{MCLK} = f_{SMCLK} = 0$ MHz,<br>$f_{DCO} = 1$ MHz,<br>$f_{ACLK} = 32768$ Hz,<br>BCSCTL1 = CALBC1_1MHZ,<br>DCOCTL = CALDCO_1MHZ,<br>CPUOFF = 1, SCG0 = 0, SCG1 = 1,<br>OSCOFF = 0 | 25°C  | 2.2 V    |     | 22  |     | $\mu A$ |
| $I_{LPM3,LFX1}$ Low-power mode 3 (LPM3) current <sup>(4)</sup> | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz,<br>$f_{ACLK} = 32768$ Hz,<br>CPUOFF = 1, SCG0 = 1, SCG1 = 1,<br>OSCOFF = 0                                                                | 25°C  | 2.2 V    |     | 0.7 | 1.5 | $\mu A$ |
| $I_{LPM3,VLO}$ Low-power mode 3 current, (LPM3) <sup>(4)</sup> | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz,<br>$f_{ACLK}$ from internal LF oscillator (VLO),<br>CPUOFF = 1, SCG0 = 1, SCG1 = 1,<br>OSCOFF = 0                                         | 25°C  | 2.2 V    |     | 0.5 | 0.7 | $\mu A$ |
| $I_{LPM4}$ Low-power mode 4 (LPM4) current <sup>(5)</sup>      | $f_{DCO} = f_{MCLK} = f_{SMCLK} = 0$ MHz,<br>$f_{ACLK} = 0$ Hz,<br>CPUOFF = 1, SCG0 = 1, SCG1 = 1,<br>OSCOFF = 1                                                                    | 25°C  | 2.2 V    |     | 0.1 | 0.5 | $\mu A$ |
|                                                                |                                                                                                                                                                                     | 85°C  |          |     | 0.8 | 1.7 |         |

(1) All inputs are tied to 0 V or to  $V_{CC}$ . Outputs do not source or sink any current.

(2) The currents are characterized with a Micro Crystal CC4V-T1A SMD crystal with a load capacitance of 9 pF. The internal and external load capacitance is chosen to closely match the required 9 pF.

(3) Current for brownout and WDT clocked by SMCLK included.

(4) Current for brownout and WDT clocked by ACLK included.

(5) Current for brownout included.

## 9.6 Typical Characteristics, Low-Power Mode Supply Currents

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)




Figure 5. LPM3 Current vs Temperature




Figure 6. LPM4 Current vs Temperature



## 9.7 Schmitt-Trigger Inputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                        | TEST CONDITIONS                                                                                  | V <sub>CC</sub> | MIN                  | TYP | MAX                  | UNIT |
|----------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------|-----------------|----------------------|-----|----------------------|------|
| V <sub>IT+</sub> Positive-going input threshold voltage                          |                                                                                                  |                 | 0.45 V <sub>CC</sub> |     | 0.75 V <sub>CC</sub> | V    |
|                                                                                  |                                                                                                  | 3 V             | 1.35                 |     | 2.25                 |      |
| V <sub>IT-</sub> Negative-going input threshold voltage                          |                                                                                                  |                 | 0.25 V <sub>CC</sub> |     | 0.55 V <sub>CC</sub> | V    |
|                                                                                  |                                                                                                  | 3 V             | 0.75                 |     | 1.65                 |      |
| V <sub>hys</sub> Input voltage hysteresis (V <sub>IT+</sub> – V <sub>IT-</sub> ) |                                                                                                  | 3 V             | 0.3                  |     | 1                    | V    |
| R <sub>Pull</sub> Pullup/pulldown resistor                                       | For pullup: V <sub>IN</sub> = V <sub>SS</sub><br>For pulldown: V <sub>IN</sub> = V <sub>CC</sub> | 3 V             | 20                   | 35  | 50                   | kΩ   |
| C <sub>I</sub> Input capacitance                                                 | V <sub>IN</sub> = V <sub>SS</sub> or V <sub>CC</sub>                                             |                 |                      | 5   |                      | pF   |

## 9.8 Leakage Current, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                              | TEST CONDITIONS | V <sub>CC</sub> | MIN | MAX | UNIT |
|--------------------------------------------------------|-----------------|-----------------|-----|-----|------|
| I <sub>lkg</sub> (Px,y) High-impedance leakage current | (1) (2)         | 3 V             |     | ±50 | nA   |

- (1) The leakage current is measured with V<sub>SS</sub> or V<sub>CC</sub> applied to the corresponding pin(s), unless otherwise noted.  
(2) The leakage of the digital port pins is measured individually. The port pin is selected for input and the pullup/pulldown resistor is disabled.

## 9.9 Outputs, Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                 | TEST CONDITIONS                             | V <sub>CC</sub> | MIN | TYP                   | MAX | UNIT |
|-------------------------------------------|---------------------------------------------|-----------------|-----|-----------------------|-----|------|
| V <sub>OH</sub> High-level output voltage | I <sub>(OHmax)</sub> = –6 mA <sup>(1)</sup> | 3 V             |     | V <sub>CC</sub> – 0.3 |     | V    |
| V <sub>OL</sub> Low-level output voltage  | I <sub>(OLmax)</sub> = 6 mA <sup>(1)</sup>  | 3 V             |     | V <sub>SS</sub> + 0.3 |     | V    |

- (1) The maximum total current, I<sub>(OHmax)</sub> and I<sub>(OLmax)</sub>, for all outputs combined should not exceed ±48 mA to hold the maximum voltage drop specified.

## 9.10 Output Frequency, Ports Px


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                           | TEST CONDITIONS                                                                   | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-----------------------------------------------------|-----------------------------------------------------------------------------------|-----------------|-----|-----|-----|------|
| f <sub>Px,y</sub> Port output frequency (with load) | Px.y, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 1 kΩ <sup>(1)</sup> <sup>(2)</sup> | 3 V             |     | 12  |     | MHz  |
| f <sub>Port_CLK</sub> Clock output frequency        | Px.y, C <sub>L</sub> = 20 pF <sup>(2)</sup>                                       | 3 V             |     | 16  |     | MHz  |


- (1) A resistive divider with two 0.5-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.  
(2) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

## 9.11 Typical Characteristics, Outputs


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)




**Figure 7. Typical Low-Level Output Current vs Low-Level Output Voltage**



**Figure 8. Typical Low-Level Output Current vs Low-Level Output Voltage**



**Figure 9. Typical High-Level Output Current vs High-Level Output Voltage**



**Figure 10. Typical High-Level Output Current vs High-Level Output Voltage**


## 9.12 Pin-Oscillator Frequency – Ports Px

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                              | TEST CONDITIONS                                                                  | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|--------------------------------------------------------|----------------------------------------------------------------------------------|-----------------|-----|------|-----|------|
| f <sub>oP1.x</sub> Port output oscillation frequency   | P1.y, C <sub>L</sub> = 10 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>          | 3 V             |     | 1400 |     | kHz  |
|                                                        | P1.y, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>          |                 |     | 900  |     |      |
| f <sub>oP2.x</sub> Port output oscillation frequency   | P2.0 to P2.5, C <sub>L</sub> = 10 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>  | 3 V             |     | 1800 |     | kHz  |
|                                                        | P2.0 to P2.5, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>  |                 |     | 1000 |     |      |
| f <sub>oP2.6/7</sub> Port output oscillation frequency | P2.6 and P2.7, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup> | 3 V             |     | 700  |     | kHz  |
| f <sub>oP3.x</sub> Port output oscillation frequency   | P3.y, C <sub>L</sub> = 10 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>          |                 |     | 1800 |     | kHz  |
|                                                        | P3.y, C <sub>L</sub> = 20 pF, R <sub>L</sub> = 100 kΩ <sup>(1)(2)</sup>          |                 |     | 1000 |     |      |


- (1) A resistive divider with two 50-kΩ resistors between V<sub>CC</sub> and V<sub>SS</sub> is used as load. The output is connected to the center tap of the divider.
- (2) The output voltage reaches at least 10% and 90% V<sub>CC</sub> at the specified toggle frequency.

## 9.13 Typical Characteristics, Pin-Oscillator Frequency



One output active at a time.

**Figure 11. Typical Oscillating Frequency vs Load Capacitance**



One output active at a time.

**Figure 12. Typical Oscillating Frequency vs Load Capacitance**

## 9.14 POR, BOR<sup>(1)(2)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               | TEST CONDITIONS                                                                              | V <sub>CC</sub> | MIN | TYP                           | MAX | UNIT |
|-------------------------|----------------------------------------------------------------------------------------------|-----------------|-----|-------------------------------|-----|------|
| V <sub>CC(start)</sub>  | See Figure 13                                                                                |                 |     | 0.7 ×<br>V <sub>(B_IT-)</sub> |     | V    |
| V <sub>(B_IT-)</sub>    | See Figure 13 through Figure 15                                                              |                 |     | 1.35                          |     | V    |
| V <sub>hys(B_IT-)</sub> | See Figure 13                                                                                |                 |     | 140                           |     | mV   |
| t <sub>d(BOR)</sub>     | See Figure 13                                                                                |                 |     | 2000                          |     | μs   |
| t <sub>(reset)</sub>    | Pulse duration needed at $\overline{\text{RST}}/\text{NMI}$ pin to accepted reset internally | 2.2 V           | 2   |                               |     | μs   |

- (1) The current consumption of the brownout module is already included in the I<sub>CC</sub> current consumption data. The voltage level V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub> is ≤ 1.8 V.
- (2) During power up, the CPU begins code execution following a period of t<sub>d(BOR)</sub> after V<sub>CC</sub> = V<sub>(B\_IT-)</sub> + V<sub>hys(B\_IT-)</sub>. The default DCO settings must not be changed until V<sub>CC</sub> ≥ V<sub>CC(min)</sub>, where V<sub>CC(min)</sub> is the minimum supply voltage for the desired operating frequency.




Figure 13. POR and BOR vs Supply Voltage





Figure 14. V<sub>CC(drop)</sub> Level With a Square Voltage Drop to Generate a POR or BOR Signal



**Figure 15.  $V_{CC(drop)}$  Level With a Triangle Voltage Drop to Generate a POR or BOR Signal**

## 9.15 DCO Frequency

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER              |                                              | TEST CONDITIONS                                      | V <sub>CC</sub> | MIN  | TYP  | MAX  | UNIT  |
|------------------------|----------------------------------------------|------------------------------------------------------|-----------------|------|------|------|-------|
| V <sub>CC</sub>        | Supply voltage                               | RSELx < 14                                           |                 | 1.8  |      | 3.6  | V     |
|                        |                                              | RSELx = 14                                           |                 | 2.2  |      | 3.6  |       |
|                        |                                              | RSELx = 15                                           |                 | 3    |      | 3.6  |       |
| f <sub>DCO(0,0)</sub>  | DCO frequency (0, 0)                         | RSELx = 0, DCOx = 0, MODx = 0                        | 3 V             | 0.06 |      | 0.14 | MHz   |
| f <sub>DCO(0,3)</sub>  | DCO frequency (0, 3)                         | RSELx = 0, DCOx = 3, MODx = 0                        | 3 V             | 0.07 |      | 0.17 | MHz   |
| f <sub>DCO(1,3)</sub>  | DCO frequency (1, 3)                         | RSELx = 1, DCOx = 3, MODx = 0                        | 3 V             |      | 0.15 |      | MHz   |
| f <sub>DCO(2,3)</sub>  | DCO frequency (2, 3)                         | RSELx = 2, DCOx = 3, MODx = 0                        | 3 V             |      | 0.21 |      | MHz   |
| f <sub>DCO(3,3)</sub>  | DCO frequency (3, 3)                         | RSELx = 3, DCOx = 3, MODx = 0                        | 3 V             |      | 0.30 |      | MHz   |
| f <sub>DCO(4,3)</sub>  | DCO frequency (4, 3)                         | RSELx = 4, DCOx = 3, MODx = 0                        | 3 V             |      | 0.41 |      | MHz   |
| f <sub>DCO(5,3)</sub>  | DCO frequency (5, 3)                         | RSELx = 5, DCOx = 3, MODx = 0                        | 3 V             |      | 0.58 |      | MHz   |
| f <sub>DCO(6,3)</sub>  | DCO frequency (6, 3)                         | RSELx = 6, DCOx = 3, MODx = 0                        | 3 V             | 0.54 |      | 1.06 | MHz   |
| f <sub>DCO(7,3)</sub>  | DCO frequency (7, 3)                         | RSELx = 7, DCOx = 3, MODx = 0                        | 3 V             | 0.80 |      | 1.50 | MHz   |
| f <sub>DCO(8,3)</sub>  | DCO frequency (8, 3)                         | RSELx = 8, DCOx = 3, MODx = 0                        | 3 V             |      | 1.6  |      | MHz   |
| f <sub>DCO(9,3)</sub>  | DCO frequency (9, 3)                         | RSELx = 9, DCOx = 3, MODx = 0                        | 3 V             |      | 2.3  |      | MHz   |
| f <sub>DCO(10,3)</sub> | DCO frequency (10, 3)                        | RSELx = 10, DCOx = 3, MODx = 0                       | 3 V             |      | 3.4  |      | MHz   |
| f <sub>DCO(11,3)</sub> | DCO frequency (11, 3)                        | RSELx = 11, DCOx = 3, MODx = 0                       | 3 V             |      | 4.25 |      | MHz   |
| f <sub>DCO(12,3)</sub> | DCO frequency (12, 3)                        | RSELx = 12, DCOx = 3, MODx = 0                       | 3 V             | 4.30 |      | 7.30 | MHz   |
| f <sub>DCO(13,3)</sub> | DCO frequency (13, 3)                        | RSELx = 13, DCOx = 3, MODx = 0                       | 3 V             | 6.00 | 7.8  | 9.60 | MHz   |
| f <sub>DCO(14,3)</sub> | DCO frequency (14, 3)                        | RSELx = 14, DCOx = 3, MODx = 0                       | 3 V             | 8.60 |      | 13.9 | MHz   |
| f <sub>DCO(15,3)</sub> | DCO frequency (15, 3)                        | RSELx = 15, DCOx = 3, MODx = 0                       | 3 V             | 12.0 |      | 18.5 | MHz   |
| f <sub>DCO(15,7)</sub> | DCO frequency (15, 7)                        | RSELx = 15, DCOx = 7, MODx = 0                       | 3 V             | 16.0 |      | 26.0 | MHz   |
| S <sub>RSEL</sub>      | Frequency step between range RSEL and RSEL+1 | $S_{RSEL} = f_{DCO(RSEL+1,DCO)} / f_{DCO(RSEL,DCO)}$ | 3 V             |      | 1.35 |      | ratio |
| S <sub>DCO</sub>       | Frequency step between tap DCO and DCO+1     | $S_{DCO} = f_{DCO(RSEL,DCO+1)} / f_{DCO(RSEL,DCO)}$  | 3 V             |      | 1.08 |      | ratio |
|                        | Duty cycle                                   | Measured at SMCLK output                             | 3 V             |      | 50   |      | %     |

## 9.16 Calibrated DCO Frequencies, Tolerance

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                        | TEST CONDITIONS                                                                 | T <sub>A</sub> | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|--------------------------------------------------|---------------------------------------------------------------------------------|----------------|-----------------|-----|------|-----|------|
| 1-MHz tolerance over temperature <sup>(1)</sup>  | BCSCTL1 = CALBC1_1MHZ,<br>DCOCTL = CALDCO_1MHZ,<br>calibrated at 30°C and 3 V   | 0°C to 85°C    | 3 V             | -3  | ±0.5 | +3  | %    |
| 1-MHz tolerance over V <sub>CC</sub>             | BCSCTL1 = CALBC1_1MHZ,<br>DCOCTL = CALDCO_1MHZ,<br>calibrated at 30°C and 3 V   | 30°C           | 1.8 V to 3.6 V  | -3  | ±2   | +3  | %    |
| 1-MHz tolerance overall                          | BCSCTL1 = CALBC1_1MHZ,<br>DCOCTL = CALDCO_1MHZ,<br>calibrated at 30°C and 3 V   | -40°C to 85°C  | 1.8 V to 3.6 V  | -6  | ±3   | +6  | %    |
| 8-MHz tolerance over temperature <sup>(1)</sup>  | BCSCTL1 = CALBC1_8MHZ,<br>DCOCTL = CALDCO_8MHZ,<br>calibrated at 30°C and 3 V   | 0°C to 85°C    | 3 V             | -3  | ±0.5 | +3  | %    |
| 8-MHz tolerance over V <sub>CC</sub>             | BCSCTL1 = CALBC1_8MHZ,<br>DCOCTL = CALDCO_8MHZ,<br>calibrated at 30°C and 3 V   | 30°C           | 2.2 V to 3.6 V  | -3  | ±2   | +3  | %    |
| 8-MHz tolerance overall                          | BCSCTL1 = CALBC1_8MHZ,<br>DCOCTL = CALDCO_8MHZ,<br>calibrated at 30°C and 3 V   | -40°C to 85°C  | 2.2 V to 3.6 V  | -6  | ±3   | +6  | %    |
| 12-MHz tolerance over temperature <sup>(1)</sup> | BCSCTL1 = CALBC1_12MHZ,<br>DCOCTL = CALDCO_12MHZ,<br>calibrated at 30°C and 3 V | 0°C to 85°C    | 3 V             | -3  | ±0.5 | +3  | %    |
| 12-MHz tolerance over V <sub>CC</sub>            | BCSCTL1 = CALBC1_12MHZ,<br>DCOCTL = CALDCO_12MHZ,<br>calibrated at 30°C and 3 V | 30°C           | 2.7 V to 3.6 V  | -3  | ±2   | +3  | %    |
| 12-MHz tolerance overall                         | BCSCTL1 = CALBC1_12MHZ,<br>DCOCTL = CALDCO_12MHZ,<br>calibrated at 30°C and 3 V | -40°C to 85°C  | 2.7 V to 3.6 V  | -6  | ±3   | +6  | %    |
| 16-MHz tolerance over temperature <sup>(1)</sup> | BCSCTL1 = CALBC1_16MHZ,<br>DCOCTL = CALDCO_16MHZ,<br>calibrated at 30°C and 3 V | 0°C to 85°C    | 3 V             | -3  | ±0.5 | +3  | %    |
| 16-MHz tolerance over V <sub>CC</sub>            | BCSCTL1 = CALBC1_16MHZ,<br>DCOCTL = CALDCO_16MHZ,<br>calibrated at 30°C and 3 V | 30°C           | 3.3 V to 3.6 V  | -3  | ±2   | +3  | %    |
| 16-MHz tolerance overall                         | BCSCTL1 = CALBC1_16MHZ,<br>DCOCTL = CALDCO_16MHZ,<br>calibrated at 30°C and 3 V | -40°C to 85°C  | 3.3 V to 3.6 V  | -6  | ±3   | +6  | %    |

(1) This is the frequency change from the measured frequency at 30°C over temperature.

## 9.17 Wakeup From Lower-Power Modes (LPM3 or LPM4)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               | TEST CONDITIONS                                         | V <sub>CC</sub>                                | MIN | TYP                                                | MAX | UNIT |
|-------------------------|---------------------------------------------------------|------------------------------------------------|-----|----------------------------------------------------|-----|------|
| t <sub>DCO,LPM3/4</sub> | DCO clock wake-up time from LPM3 or LPM4 <sup>(1)</sup> | BCSCTL1 = CALBC1_1MHz,<br>DCOCTL = CALDCO_1MHz | 3 V | 1.5                                                |     | μs   |
| t <sub>CPU,LPM3/4</sub> | CPU wake-up time from LPM3 or LPM4 <sup>(2)</sup>       |                                                |     | 1/f <sub>MCLK</sub> +<br>t <sub>Clock,LPM3/4</sub> |     |      |

- (1) The DCO clock wake-up time is measured from the edge of an external wake-up signal (e.g., port interrupt) to the first clock edge observable externally on a clock pin (MCLK or SMCLK).
- (2) Parameter applicable only if DCOCLK is used for MCLK.

## 9.18 Typical Characteristics, DCO Clock Wakeup Time From LPM3 or LPM4




Figure 16. DCO Wakeup Time From LPM3 vs DCO Frequency



## 9.19 Crystal Oscillator, XT1, Low-Frequency Mode<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                   |                                                                   | TEST CONDITIONS                                                                    | V <sub>CC</sub> | MIN   | TYP   | MAX   | UNIT |
|-----------------------------|-------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------|-------|-------|-------|------|
| f <sub>LFXT1,LF</sub>       | LFXT1 oscillator crystal frequency, LF mode 0, 1                  | XTS = 0, LFXT1Sx = 0 or 1                                                          | 1.8 V to 3.6 V  | 32768 |       |       | Hz   |
| f <sub>LFXT1,LF,logic</sub> | LFXT1 oscillator logic level square wave input frequency, LF mode | XTS = 0, XCAPx = 0, LFXT1Sx = 3                                                    | 1.8 V to 3.6 V  | 10000 | 32768 | 50000 | Hz   |
| O <sub>A,LF</sub>           | Oscillation allowance for LF crystals                             | XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 6 pF  |                 | 500   |       |       | kΩ   |
|                             |                                                                   | XTS = 0, LFXT1Sx = 0, f <sub>LFXT1,LF</sub> = 32768 Hz, C <sub>L,eff</sub> = 12 pF |                 | 200   |       |       |      |
| C <sub>L,eff</sub>          | Integrated effective load capacitance, LF mode <sup>(2)</sup>     | XTS = 0, XCAPx = 0                                                                 |                 | 1     |       |       | pF   |
|                             |                                                                   | XTS = 0, XCAPx = 1                                                                 |                 | 5.5   |       |       |      |
|                             |                                                                   | XTS = 0, XCAPx = 2                                                                 |                 | 8.5   |       |       |      |
|                             |                                                                   | XTS = 0, XCAPx = 3                                                                 |                 | 11    |       |       |      |
|                             | Duty cycle, LF mode                                               | XTS = 0, Measured at P2.0/ACLK, f <sub>LFXT1,LF</sub> = 32768 Hz                   | 2.2 V           | 30    | 50    | 70    | %    |
| f <sub>Fault,LF</sub>       | Oscillator fault frequency, LF mode <sup>(3)</sup>                | XTS = 0, XCAPx = 0, LFXT1Sx = 3 <sup>(4)</sup>                                     | 2.2 V           | 10    | 10000 |       | Hz   |

- (1) To improve EMI on the XT1 oscillator, the following guidelines should be observed.
  - (a) Keep the trace between the device and the crystal as short as possible.
  - (b) Design a good ground plane around the oscillator pins.
  - (c) Prevent crosstalk from other clock or data lines into oscillator pins XIN and XOUT.
  - (d) Avoid running PCB traces underneath or adjacent to the XIN and XOUT pins.
  - (e) Use assembly materials and processes that avoid any parasitic load on the oscillator XIN and XOUT pins.
  - (f) If a conformal coating is used, ensure that it does not induce capacitive or resistive leakage between the oscillator pins.
  - (g) Do not route the XOUT line to the JTAG header to support the serial programming adapter as shown in other documentation. This signal is no longer required for the serial programming adapter.
- (2) Includes parasitic bond and package capacitance (approximately 2 pF per pin).  
Because the PCB adds additional capacitance, it is recommended to verify the correct load by measuring the ACLK frequency. For a correct setup, the effective load capacitance should always match the specification of the used crystal.
- (3) Frequencies below the MIN specification set the fault flag. Frequencies above the MAX specification do not set the fault flag. Frequencies in between might set the flag.
- (4) Measured with logic-level input frequency but also applies to operation with crystals.

## 9.20 Internal Very-Low-Power Low-Frequency Oscillator (VLO)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           |                                    | T <sub>A</sub> | V <sub>CC</sub> | MIN | TYP | MAX | UNIT |
|-------------------------------------|------------------------------------|----------------|-----------------|-----|-----|-----|------|
| f <sub>VLO</sub>                    | VLO frequency                      | -40°C to 85°C  | 3 V             | 4   | 12  | 20  | kHz  |
| df <sub>VLO</sub> /dT               | VLO frequency temperature drift    | -40°C to 85°C  | 3 V             |     | 0.5 |     | %/°C |
| df <sub>VLO</sub> /dV <sub>CC</sub> | VLO frequency supply voltage drift | 25°C           | 1.8 V to 3.6 V  |     | 4   |     | %/V  |

## 9.21 Timer\_A

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           | TEST CONDITIONS               | V <sub>CC</sub>               | MIN | TYP                 | MAX | UNIT |
|---------------------|-------------------------------|-------------------------------|-----|---------------------|-----|------|
| f <sub>TA</sub>     | Timer_A input clock frequency | SMCLK, duty cycle = 50% ± 10% |     | f <sub>SYSTEM</sub> |     | MHz  |
| t <sub>TA,cap</sub> | Timer_A capture timing        | TA0, TA1                      | 3 V | 20                  |     | ns   |

## 9.22 USCI (UART Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER               | TEST CONDITIONS                                                          | V <sub>CC</sub>               | MIN | TYP                 | MAX | UNIT |
|-------------------------|--------------------------------------------------------------------------|-------------------------------|-----|---------------------|-----|------|
| f <sub>USCI</sub>       | USCI input clock frequency                                               | SMCLK, duty cycle = 50% ± 10% |     | f <sub>SYSTEM</sub> |     | MHz  |
| f <sub>max,BITCLK</sub> | Maximum BITCLK clock frequency (equals baudrate in MBaud) <sup>(1)</sup> | 3 V                           | 2   |                     |     | MHz  |
| t <sub>r</sub>          | UART receive deglitch time <sup>(2)</sup>                                | 3 V                           | 50  | 100                 | 600 | ns   |

(1) The DCO wake-up time must be considered in LPM3 and LPM4 for baud rates above 1 MHz.

(2) Pulses on the UART receive input (UCxRX) shorter than the UART receive deglitch time are suppressed. To ensure that pulses are correctly recognized, their duration should exceed the maximum specification of the deglitch time.

## 9.23 USCI (SPI Master Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 17](#) and [Figure 18](#))

| PARAMETER             | TEST CONDITIONS             | V <sub>CC</sub>                                 | MIN | TYP                 | MAX | UNIT |
|-----------------------|-----------------------------|-------------------------------------------------|-----|---------------------|-----|------|
| f <sub>USCI</sub>     | USCI input clock frequency  | SMCLK, duty cycle = 50% ± 10%                   |     | f <sub>SYSTEM</sub> |     | MHz  |
| t <sub>SU,MI</sub>    | SOMI input data setup time  | 3 V                                             | 75  |                     |     | ns   |
| t <sub>HD,MI</sub>    | SOMI input data hold time   | 3 V                                             | 0   |                     |     | ns   |
| t <sub>VALID,MO</sub> | SIMO output data valid time | UCLK edge to SIMO valid, C <sub>L</sub> = 20 pF |     |                     | 20  | ns   |




Figure 17. SPI Master Mode, CKPH = 0




Figure 18. SPI Master Mode, CKPH = 1

## 9.24 USCI (SPI Slave Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 19](#) and [Figure 20](#))

| PARAMETER             | TEST CONDITIONS                                   | V <sub>CC</sub>                                    | MIN | TYP | MAX | UNIT |
|-----------------------|---------------------------------------------------|----------------------------------------------------|-----|-----|-----|------|
| t <sub>STE,LEAD</sub> | STE lead time, STE low to clock                   | 3 V                                                |     | 50  |     | ns   |
| t <sub>STE,LAG</sub>  | STE lag time, Last clock to STE high              | 3 V                                                | 10  |     |     | ns   |
| t <sub>STE,ACC</sub>  | STE access time, STE low to SOMI data out         | 3 V                                                |     | 50  |     | ns   |
| t <sub>STE,DIS</sub>  | STE disable time, STE high to SOMI high impedance | 3 V                                                |     | 50  |     | ns   |
| t <sub>SU,SI</sub>    | SIMO input data setup time                        | 3 V                                                | 15  |     |     | ns   |
| t <sub>HD,SI</sub>    | SIMO input data hold time                         | 3 V                                                | 10  |     |     | ns   |
| t <sub>VALID,SO</sub> | SOMI output data valid time                       | UCLK edge to SOMI valid,<br>C <sub>L</sub> = 20 pF |     | 50  | 75  | ns   |




Figure 19. SPI Slave Mode, CKPH = 0





Figure 20. SPI Slave Mode, CKPH = 1

## 9.25 USCI (I<sup>2</sup>C Mode)

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see [Figure 21](#))

| PARAMETER           |                                                  | TEST CONDITIONS               | V <sub>CC</sub> | MIN                 | TYP | MAX | UNIT |
|---------------------|--------------------------------------------------|-------------------------------|-----------------|---------------------|-----|-----|------|
| f <sub>USCL</sub>   | USCL input clock frequency                       | SMCLK, duty cycle = 50% ± 10% |                 | f <sub>SYSTEM</sub> |     |     | MHz  |
| f <sub>SCL</sub>    | SCL clock frequency                              |                               | 3 V             | 0                   |     | 400 | kHz  |
| t <sub>HD,STA</sub> | Hold time (repeated) START                       | f <sub>SCL</sub> ≤ 100 kHz    | 3 V             | 4.0                 |     |     | μs   |
|                     |                                                  | f <sub>SCL</sub> > 100 kHz    |                 | 0.6                 |     |     |      |
| t <sub>SU,STA</sub> | Setup time for a repeated START                  | f <sub>SCL</sub> ≤ 100 kHz    | 3 V             | 4.7                 |     |     | μs   |
|                     |                                                  | f <sub>SCL</sub> > 100 kHz    |                 | 0.6                 |     |     |      |
| t <sub>HD,DAT</sub> | Data hold time                                   |                               | 3 V             | 0                   |     |     | ns   |
| t <sub>SU,DAT</sub> | Data setup time                                  |                               | 3 V             | 250                 |     |     | ns   |
| t <sub>SU,STO</sub> | Setup time for STOP                              |                               | 3 V             | 4.0                 |     |     | μs   |
| t <sub>SP</sub>     | Pulse width of spikes suppressed by input filter |                               | 3 V             | 50                  | 100 | 600 | ns   |



### Figure 21. I<sup>2</sup>C Mode Timing

### 9.26 Comparator\_A+

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                              |                                                             | TEST CONDITIONS                                                        | V <sub>CC</sub> | MIN | TYP  | MAX                | UNIT |
|----------------------------------------|-------------------------------------------------------------|------------------------------------------------------------------------|-----------------|-----|------|--------------------|------|
| I <sub>(DD)</sub> <sup>(1)</sup>       |                                                             | CAON = 1, CARSEL = 0, CAREF = 0                                        | 3 V             |     | 45   |                    | μA   |
| I <sub>(RefIadder/<br/>RefDiode)</sub> |                                                             | CAON = 1, CARSEL = 0,<br>CAREF = 1, 2, or 3,<br>No load at CA0 and CA1 | 3 V             |     | 45   |                    | μA   |
| V <sub>(IC)</sub>                      | Common-mode input voltage                                   | CAON = 1                                                               | 3 V             | 0   |      | V <sub>CC</sub> -1 | V    |
| V <sub>(Ref025)</sub>                  | (Voltage at 0.25 V <sub>CC</sub> node) / V <sub>CC</sub>    | PCA0 = 1, CARSEL = 1, CAREF = 1,<br>No load at CA0 and CA1             | 3 V             |     | 0.24 |                    |      |
| V <sub>(Ref050)</sub>                  | (Voltage at 0.5 V <sub>CC</sub> node) / V <sub>CC</sub>     | PCA0 = 1, CARSEL = 1, CAREF = 2,<br>No load at CA0 and CA1             | 3 V             |     | 0.48 |                    |      |
| V <sub>(RefVT)</sub>                   | See <a href="#">Figure 22</a> and <a href="#">Figure 23</a> | PCA0 = 1, CARSEL = 1, CAREF = 3,<br>No load at CA0 and CA1, TA = 85°C  | 3 V             |     | 490  |                    | mV   |
| V <sub>(offset)</sub>                  | Offset voltage <sup>(2)</sup>                               |                                                                        | 3 V             |     | ±10  |                    | mV   |
| V <sub>hys</sub>                       | Input hysteresis                                            | CAON = 1                                                               | 3 V             |     | 0.7  |                    | mV   |
| t <sub>(response)</sub>                | Response time<br>(low-high and high-low)                    | T <sub>A</sub> = 25°C, Overdrive 10 mV,<br>Without filter: CAF = 0     | 3 V             |     | 120  |                    | ns   |
|                                        |                                                             | T <sub>A</sub> = 25°C, Overdrive 10 mV,<br>With filter: CAF = 1        |                 |     | 1.5  |                    | μs   |

- (1) The leakage current for the Comparator\_A+ terminals is identical to  $I_{\text{kg(Px,y)}}$  specification.
- (2) The input offset voltage can be cancelled by using the CAEX bit to invert the Comparator\_A+ inputs on successive measurements. The two successive measurements are then summed together.

## 9.27 Typical Characteristics – Comparator\_A+




Figure 22.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 3\text{ V}$




Figure 23.  $V_{(RefVT)}$  vs Temperature,  $V_{CC} = 2.2\text{ V}$




Figure 24. Short Resistance vs  $V_{IN}/V_{CC}$

## 9.28 10-Bit ADC, Power Supply and Input Range Conditions

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)<sup>(1)</sup>

| PARAMETER           | TEST CONDITIONS                                                    | T <sub>A</sub>                                                                                      | V <sub>CC</sub> | MIN | TYP  | MAX             | UNIT |
|---------------------|--------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------|-----------------|-----|------|-----------------|------|
| V <sub>CC</sub>     | Analog supply voltage                                              | V <sub>SS</sub> = 0 V                                                                               |                 | 2.2 |      | 3.6             | V    |
| V <sub>AX</sub>     | Analog input voltage <sup>(2)</sup>                                | All Ax terminals, Analog inputs selected in ADC10AE register                                        | 3 V             | 0   |      | V <sub>CC</sub> | V    |
| I <sub>ADC10</sub>  | ADC10 supply current <sup>(3)</sup>                                | f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 1, REFON = 0, ADC10SHT0 = 1, ADC10SHT1 = 0, ADC10DIV = 0 | 25°C            | 3 V | 0.6  |                 | mA   |
| I <sub>REF+</sub>   | Reference supply current, reference buffer disabled <sup>(4)</sup> | f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 0, REFON = 1, REFOUT = 0                    | 25°C            | 3 V | 0.25 |                 | mA   |
|                     |                                                                    | f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REF2_5V = 1, REFON = 1, REFOUT = 0                    |                 |     | 0.25 |                 |      |
| I <sub>REFB,0</sub> | Reference buffer supply current with ADC10SR = 0 <sup>(4)</sup>    | f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 0       | 25°C            | 3 V | 1.1  |                 | mA   |
| I <sub>REFB,1</sub> | Reference buffer supply current with ADC10SR = 1 <sup>(4)</sup>    | f <sub>ADC10CLK</sub> = 5.0 MHz, ADC10ON = 0, REFON = 1, REF2_5V = 0, REFOUT = 1, ADC10SR = 1       | 25°C            | 3 V | 0.5  |                 | mA   |
| C <sub>I</sub>      | Input capacitance                                                  | Only one terminal Ax can be selected at one time                                                    | 25°C            | 3 V |      | 27              | pF   |
| R <sub>I</sub>      | Input MUX ON resistance                                            | 0 V ≤ V <sub>AX</sub> ≤ V <sub>CC</sub>                                                             | 25°C            | 3 V | 1000 |                 | Ω    |

(1) The leakage current is defined in the leakage current table with Px.y/Ax parameter.

(2) The analog input voltage range must be within the selected reference voltage range V<sub>R+</sub> to V<sub>R-</sub> for valid conversion results.

(3) The internal reference supply current is not included in current consumption parameter I<sub>ADC10</sub>.

(4) The internal reference current is supplied via terminal V<sub>CC</sub>. Consumption is independent of the ADC10ON control bit, unless a conversion is active. The REFON bit enables the built-in reference to settle before starting an A/D conversion.

## 9.29 10-Bit ADC, Built-In Voltage Reference

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                           | TEST CONDITIONS                                                                                                               | V <sub>CC</sub> | MIN  | TYP | MAX  | UNIT   |
|-------------------------------------|-------------------------------------------------------------------------------------------------------------------------------|-----------------|------|-----|------|--------|
| V <sub>CC,REF+</sub>                | Positive built-in reference analog supply voltage range<br>I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 0                             |                 | 2.2  |     |      | V      |
|                                     | I <sub>VREF+</sub> ≤ 1 mA, REF2_5V = 1                                                                                        |                 | 2.9  |     |      |        |
| V <sub>REF+</sub>                   | Positive built-in reference voltage<br>I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 0                               | 3 V             | 1.41 | 1.5 | 1.59 | V      |
|                                     | I <sub>VREF+</sub> ≤ I <sub>VREF+</sub> max, REF2_5V = 1                                                                      |                 | 2.35 | 2.5 | 2.65 |        |
| I <sub>LD,VREF+</sub>               | Maximum VREF+ load current                                                                                                    | 3 V             |      |     | ±1   | mA     |
| VREF+ load regulation               | I <sub>VREF+</sub> = 500 µA ± 100 µA,<br>Analog input voltage V <sub>AX</sub> ≠ 0.75 V,<br>REF2_5V = 0                        | 3 V             |      |     | ±2   | LSB    |
|                                     | I <sub>VREF+</sub> = 500 µA ± 100 µA,<br>Analog input voltage V <sub>AX</sub> ≠ 1.25 V,<br>REF2_5V = 1                        |                 |      |     | ±2   |        |
| VREF+ load regulation response time | I <sub>VREF+</sub> = 100 µA → 900 µA,<br>V <sub>AX</sub> ≠ 0.5 × VREF+,<br>Error of conversion result ≤ 1 LSB,<br>ADC10SR = 0 | 3 V             |      |     | 400  | ns     |
| C <sub>VREF+</sub>                  | Maximum capacitance at pin VREF+                                                                                              | 3 V             |      |     | 100  | pF     |
| TC <sub>REF+</sub>                  | Temperature coefficient <sup>(1)</sup>                                                                                        | 3 V             |      |     | ±100 | ppm/°C |
| t <sub>REFON</sub>                  | Settling time of internal reference voltage to 99.9% VREF                                                                     | 3.6 V           |      |     | 30   | µs     |
| t <sub>REFBURST</sub>               | Settling time of reference buffer to 99.9% VREF                                                                               | 3 V             |      |     | 2    | µs     |

(1) Calculated using the box method: (MAX(-40 to 85°C) – MIN(-40 to 85°C)) / MIN(-40 to 85°C) / (85°C – (-40°C))

### 9.30 10-Bit ADC, External Reference<sup>(1)</sup>

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                            | TEST CONDITIONS                                                                    | V <sub>CC</sub> | MIN | TYP | MAX             | UNIT |
|--------------------------------------------------------------------------------------|------------------------------------------------------------------------------------|-----------------|-----|-----|-----------------|------|
| VEREF+ Positive external reference input voltage range <sup>(2)</sup>                | VEREF+ > VEREF–, SREF1 = 1, SREF0 = 0                                              |                 | 1.4 |     | V <sub>CC</sub> | V    |
|                                                                                      | VEREF– ≤ VEREF+ ≤ V <sub>CC</sub> – 0.15 V, SREF1 = 1, SREF0 = 1 <sup>(3)</sup>    |                 | 1.4 |     | 3               |      |
| VEREF– Negative external reference input voltage range <sup>(4)</sup>                | VEREF+ > VEREF–                                                                    |                 | 0   |     | 1.2             | V    |
| ΔVEREF Differential external reference input voltage range, ΔVEREF = VEREF+ – VEREF– | VEREF+ > VEREF– <sup>(5)</sup>                                                     |                 | 1.4 |     | V <sub>CC</sub> | V    |
| I <sub>VEREF+</sub> Static input current into VEREF+                                 | 0 V ≤ VEREF+ ≤ V <sub>CC</sub> , SREF1 = 1, SREF0 = 0                              | 3 V             |     | ±1  |                 | μA   |
|                                                                                      | 0 V ≤ VEREF+ ≤ V <sub>CC</sub> – 0.15 V ≤ 3 V, SREF1 = 1, SREF0 = 1 <sup>(3)</sup> | 3 V             |     | 0   |                 |      |
| I <sub>VEREF–</sub> Static input current into VEREF–                                 | 0 V ≤ VEREF– ≤ V <sub>CC</sub>                                                     | 3 V             |     | ±1  |                 | μA   |

- (1) The external reference is used during conversion to charge and discharge the capacitance array. The input capacitance, C<sub>I</sub>, is also the dynamic load for an external reference during conversion. The dynamic impedance of the reference supply should follow the recommendations on analog-source impedance to allow the charge to settle for 10-bit accuracy.
- (2) The accuracy limits the minimum positive external reference voltage. Lower reference voltage levels may be applied with reduced accuracy requirements.
- (3) Under this condition the external reference is internally buffered. The reference buffer is active and requires the reference buffer supply current I<sub>REFB</sub>. The current consumption can be limited to the sample and conversion period with REBURST = 1.
- (4) The accuracy limits the maximum negative external reference voltage. Higher reference voltage levels may be applied with reduced accuracy requirements.
- (5) The accuracy limits the minimum external differential reference voltage. Lower differential reference voltage levels may be applied with reduced accuracy requirements.

### 9.31 10-Bit ADC, Timing Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                 | TEST CONDITIONS                                                                          | V <sub>CC</sub> | MIN  | TYP                                     | MAX  | UNIT |
|-----------------------------------------------------------|------------------------------------------------------------------------------------------|-----------------|------|-----------------------------------------|------|------|
| f <sub>ADC10CLK</sub> ADC10 input clock frequency         | For specified performance of ADC10 linearity parameters                                  | 3 V             | 0.45 |                                         | 6.3  | MHz  |
|                                                           | ADC10SR = 0<br>ADC10SR = 1                                                               |                 | 0.45 |                                         | 1.5  |      |
| f <sub>ADC10OSC</sub> ADC10 built-in oscillator frequency | ADC10DIVx = 0, ADC10SSELx = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub>             | 3 V             | 3.7  |                                         | 6.3  | MHz  |
| t <sub>CONVERT</sub> Conversion time                      | ADC10 built-in oscillator, ADC10SSELx = 0, f <sub>ADC10CLK</sub> = f <sub>ADC10OSC</sub> | 3 V             | 2.06 |                                         | 3.51 | μs   |
|                                                           | f <sub>ADC10CLK</sub> from ACLK, MCLK, or SMCLK: ADC10SSELx ≠ 0                          |                 |      | 13 × ADC10DIV × 1/f <sub>ADC10CLK</sub> |      |      |
| t <sub>ADC10ON</sub> Turn-on settling time of the ADC     | (1)                                                                                      |                 |      |                                         | 100  | ns   |

- (1) The condition is that the error in a conversion started after t<sub>ADC10ON</sub> is less than ±0.5 LSB. The reference and input signal are already settled.

### 9.32 10-Bit ADC, Linearity Parameters

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                   | TEST CONDITIONS                         | V <sub>CC</sub> | MIN | TYP  | MAX | UNIT |
|---------------------------------------------|-----------------------------------------|-----------------|-----|------|-----|------|
| E <sub>I</sub> Integral linearity error     |                                         | 3 V             |     |      | ±1  | LSB  |
| E <sub>D</sub> Differential linearity error |                                         | 3 V             |     |      | ±1  | LSB  |
| E <sub>O</sub> Offset error                 | Source impedance R <sub>S</sub> < 100 Ω | 3 V             |     |      | ±1  | LSB  |
| E <sub>G</sub> Gain error                   |                                         | 3 V             |     | ±1.1 | ±2  | LSB  |
| E <sub>T</sub> Total unadjusted error       |                                         | 3 V             |     | ±2   | ±5  | LSB  |



### 9.33 10-Bit ADC, Temperature Sensor and Built-In $V_{MID}$

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER            |                                                               | TEST CONDITIONS                                                   | $V_{CC}$ | MIN  | TYP  | MAX            | UNIT                 |
|----------------------|---------------------------------------------------------------|-------------------------------------------------------------------|----------|------|------|----------------|----------------------|
| $I_{SENSOR}$         | Temperature sensor supply current <sup>(1)</sup>              | REFON = 0, INCHx = 0Ah, $T_A = 25^\circ\text{C}$                  | 3 V      |      | 60   |                | $\mu\text{A}$        |
| $TC_{SENSOR}$        |                                                               | ADC10ON = 1, INCHx = 0Ah <sup>(2)</sup>                           | 3 V      |      | 3.55 |                | mV/ $^\circ\text{C}$ |
| $t_{Sensor(sample)}$ | Sample time required if channel 10 is selected <sup>(3)</sup> | ADC10ON = 1, INCHx = 0Ah, Error of conversion result $\leq 1$ LSB | 3 V      | 30   |      |                | $\mu\text{s}$        |
| $I_{VMID}$           | Current into divider at channel 11                            | ADC10ON = 1, INCHx = 0Bh                                          | 3 V      |      |      | <sup>(4)</sup> | $\mu\text{A}$        |
| $V_{MID}$            | $V_{CC}$ divider at channel 11                                | ADC10ON = 1, INCHx = 0Bh, $V_{MID} \neq 0.5 \times V_{CC}$        | 3 V      |      | 1.5  |                | V                    |
| $t_{VMID(sample)}$   | Sample time required if channel 11 is selected <sup>(5)</sup> | ADC10ON = 1, INCHx = 0Bh, Error of conversion result $\leq 1$ LSB | 3 V      | 1220 |      |                | ns                   |

- (1) The sensor current  $I_{SENSOR}$  is consumed if (ADC10ON = 1 and REFON = 1) or (ADC10ON = 1 and INCH = 0Ah and sample signal is high). When REFON = 1,  $I_{SENSOR}$  is included in  $I_{REF+}$ . When REFON = 0,  $I_{SENSOR}$  applies during conversion of the temperature sensor input (INCH = 0Ah).
- (2) The following formula can be used to calculate the temperature sensor output voltage:  
 $V_{Sensor,typ} = TC_{Sensor} (273 + T [^\circ\text{C}]) + V_{Offset,sensor} [\text{mV}]$  or  
 $V_{Sensor,typ} = TC_{Sensor} T [^\circ\text{C}] + V_{Sensor}(T_A = 0^\circ\text{C}) [\text{mV}]$
- (3) The typical equivalent impedance of the sensor is 51 k $\Omega$ . The sample time required includes the sensor-on time  $t_{SENSOR(on)}$ .
- (4) No additional current is needed. The  $V_{MID}$  is used during sampling.
- (5) The on-time  $t_{VMID(on)}$  is included in the sampling time  $t_{VMID(sample)}$ ; no additional on time is needed.

### 9.34 Flash Memory

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER           |                                                     | TEST CONDITIONS          | $V_{CC}$     | MIN    | TYP    | MAX | UNIT      |
|---------------------|-----------------------------------------------------|--------------------------|--------------|--------|--------|-----|-----------|
| $V_{CC(PGM/ERASE)}$ | Program and erase supply voltage                    |                          |              | 2.2    |        | 3.6 | V         |
| $f_{FTG}$           | Flash timing generator frequency                    |                          |              | 257    |        | 476 | kHz       |
| $I_{PGM}$           | Supply current from $V_{CC}$ during program         |                          | 2.2 V, 3.6 V |        | 1      | 5   | mA        |
| $I_{ERASE}$         | Supply current from $V_{CC}$ during erase           |                          | 2.2 V, 3.6 V |        | 1      | 7   | mA        |
| $t_{CPT}$           | Cumulative program time <sup>(1)</sup>              |                          | 2.2 V, 3.6 V |        |        | 10  | ms        |
| $t_{CMErase}$       | Cumulative mass erase time                          |                          | 2.2 V, 3.6 V | 20     |        |     | ms        |
|                     | Program/erase endurance                             |                          |              | $10^4$ | $10^5$ |     | cycles    |
| $t_{Retention}$     | Data retention duration                             | $T_J = 25^\circ\text{C}$ |              | 100    |        |     | years     |
| $t_{Word}$          | Word or byte program time                           | <sup>(2)</sup>           |              |        | 30     |     | $t_{FTG}$ |
| $t_{Block, 0}$      | Block program time for first byte or word           | <sup>(2)</sup>           |              |        | 25     |     | $t_{FTG}$ |
| $t_{Block, 1-63}$   | Block program time for each additional byte or word | <sup>(2)</sup>           |              |        | 18     |     | $t_{FTG}$ |
| $t_{Block, End}$    | Block program end-sequence wait time                | <sup>(2)</sup>           |              |        | 6      |     | $t_{FTG}$ |
| $t_{Mass Erase}$    | Mass erase time                                     | <sup>(2)</sup>           |              |        | 10593  |     | $t_{FTG}$ |
| $t_{Seg Erase}$     | Segment erase time                                  | <sup>(2)</sup>           |              |        | 4819   |     | $t_{FTG}$ |

- (1) The cumulative program time must not be exceeded when writing to a 64-byte flash block. This parameter applies to all programming methods: individual word write, individual byte write, and block write modes.
- (2) These values are hardwired into the Flash Controller's state machine ( $t_{FTG} = 1/f_{FTG}$ ).

### 9.35 RAM

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                | TEST CONDITIONS | MIN | MAX | UNIT |
|----------------------------------------------------------|-----------------|-----|-----|------|
| $V_{(RAMh)}$ RAM retention supply voltage <sup>(1)</sup> | CPU halted      | 1.6 |     | V    |

- (1) This parameter defines the minimum supply voltage  $V_{CC}$  when the data in RAM remains unchanged. No program execution should happen during this supply voltage condition.

### 9.36 JTAG and Spy-Bi-Wire Interface

over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                                                                          | TEST CONDITIONS | $V_{CC}$ | MIN   | TYP | MAX | UNIT       |
|----------------------------------------------------------------------------------------------------|-----------------|----------|-------|-----|-----|------------|
| $f_{SBW}$ Spy-Bi-Wire input frequency                                                              |                 | 2.2 V    | 0     |     | 20  | MHz        |
| $t_{SBW,Low}$ Spy-Bi-Wire low clock pulse duration                                                 |                 | 2.2 V    | 0.025 |     | 15  | $\mu$ s    |
| $t_{SBW,En}$ Spy-Bi-Wire enable time (TEST high to acceptance of first clock edge <sup>(1)</sup> ) |                 | 2.2 V    |       |     | 1   | $\mu$ s    |
| $t_{SBW,Ret}$ Spy-Bi-Wire return to normal operation time                                          |                 | 2.2 V    | 15    |     | 100 | $\mu$ s    |
| $f_{TCK}$ TCK input frequency <sup>(2)</sup>                                                       |                 | 2.2 V    | 0     |     | 5   | MHz        |
| $R_{Internal}$ Internal pulldown resistance on TEST                                                |                 | 2.2 V    | 25    | 60  | 90  | k $\Omega$ |

- (1) Tools accessing the Spy-Bi-Wire interface need to wait for the maximum  $t_{SBW,En}$  time after pulling the TEST/SBWTCK pin high before applying the first SBWTCK clock edge.  
 (2)  $f_{TCK}$  may be restricted to meet the timing requirements of the module selected.

### 9.37 JTAG Fuse <sup>(1)</sup>


over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

| PARAMETER                                              | TEST CONDITIONS          | MIN | MAX | UNIT |
|--------------------------------------------------------|--------------------------|-----|-----|------|
| $V_{CC(FB)}$ Supply voltage during fuse-blow condition | $T_A = 25^\circ\text{C}$ | 2.5 |     | V    |
| $V_{FB}$ Voltage level on TEST for fuse blow           |                          | 6   | 7   | V    |
| $I_{FB}$ Supply current into TEST during fuse blow     |                          |     | 100 | mA   |
| $t_{FB}$ Time to blow fuse                             |                          |     | 1   | ms   |

- (1) Once the fuse is blown, no further access to the JTAG/Test, Spy-Bi-Wire, and emulation feature is possible, and JTAG is switched to bypass mode.

## 10 I/O Port Schematics

### 10.1 Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger




**Port P1 Pin Schematic: P1.0 to P1.2, Input/Output With Schmitt Trigger (continued)****Table 16. Port P1 (P1.0 to P1.2) Pin Functions**

| PIN NAME<br>(P1.x)                                                     | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |                       |           |
|------------------------------------------------------------------------|---|--------------------|-----------------------------------------|---------|----------|-----------------------|-----------|
|                                                                        |   |                    | P1DIR.x                                 | P1SEL.x | P1SEL2.x | ADC10AE.x<br>INCH.x=1 | CAPD.y    |
| P1.0/<br>TA0CLK/<br>ACLK/<br>A0/<br>CA0/<br>Pin Osc                    | 0 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         |
|                                                                        |   | TA0.TACLK          | 0                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | ACLK               | 1                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | A0                 | X                                       | X       | X        | 1 (y = 0)             | 0         |
|                                                                        |   | CA0                | X                                       | X       | X        | 0                     | 1 (y = 0) |
|                                                                        |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         |
| P1.1/<br>TA0.0/<br><br>UCA0RXD/<br>UCA0SOMI/<br>A1/<br>CA1/<br>Pin Osc | 1 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         |
|                                                                        |   | TA0.0              | 1                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | TA0.CCI0A          | 0                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | UCA0RXD            | from USCI                               | 1       | 1        | 0                     | 0         |
|                                                                        |   | UCA0SOMI           | from USCI                               | 1       | 1        | 0                     | 0         |
|                                                                        |   | A1                 | X                                       | X       | X        | 1 (y = 1)             | 0         |
|                                                                        |   | CA1                | X                                       | X       | X        | 0                     | 1 (y = 1) |
|                                                                        |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         |
| P1.2/<br>TA0.1/<br><br>UCA0TXD/<br>UCA0SIMO/<br>A2/<br>CA2/<br>Pin Osc | 2 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         |
|                                                                        |   | TA0.1              | 1                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | TA0.CCI1A          | 0                                       | 1       | 0        | 0                     | 0         |
|                                                                        |   | UCA0TXD            | from USCI                               | 1       | 1        | 0                     | 0         |
|                                                                        |   | UCA0SIMO           | from USCI                               | 1       | 1        | 0                     | 0         |
|                                                                        |   | A2                 | X                                       | X       | X        | 1 (y = 2)             | 0         |
|                                                                        |   | CA2                | X                                       | X       | X        | 0                     | 1 (y = 2) |
|                                                                        |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         |

(1) X = don't care

## 10.2 Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger




**Port P1 Pin Schematic: P1.3, Input/Output With Schmitt Trigger (continued)****Table 17. Port P1 (P1.3) Pin Functions**

| PIN NAME<br>(P1.x) | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |                       |           |
|--------------------|---|--------------------|-----------------------------------------|---------|----------|-----------------------|-----------|
|                    |   |                    | P1DIR.x                                 | P1SEL.x | P1SEL2.x | ADC10AE.x<br>INCH.x=1 | CAPD.y    |
| P1.3/              | 3 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         |
| ADC10CLK/          |   | ADC10CLK           | 1                                       | 1       | 0        | 0                     | 0         |
| CAOUT/             |   | CAOUT              | 1                                       | 1       | 1        | 0                     | 0         |
| A3/                |   | A3                 | X                                       | X       | X        | 1 (y = 3)             | 0         |
| VREF-/             |   | VREF-              | X                                       | X       | X        | 1                     | 0         |
| VEREF-/            |   | VEREF-             | X                                       | X       | X        | 1                     | 0         |
| CA3/               |   | CA3                | X                                       | X       | X        | 0                     | 1 (y = 3) |
| Pin Osc            |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         |

(1) X = don't care

## 10.3 Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger




**Port P1 Pin Schematic: P1.4, Input/Output With Schmitt Trigger (continued)****Table 18. Port P1 (P1.4) Pin Functions**

| PIN NAME<br>(P1.x) | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |                       |           |           |
|--------------------|---|--------------------|-----------------------------------------|---------|----------|-----------------------|-----------|-----------|
|                    |   |                    | P1DIR.x                                 | P1SEL.x | P1SEL2.x | ADC10AE.x<br>INCH.x=1 | JTAG Mode | CAPD.y    |
| P1.4/              | 4 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         | 0         |
| SMCLK/             |   | SMCLK              | 1                                       | 1       | 0        | 0                     | 0         | 0         |
| UCB0STE/           |   | UCB0STE            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| UCA0CLK/           |   | UCA0CLK            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| VREF+/             |   | VREF+              | X                                       | X       | X        | 1                     | 0         | 0         |
| VEREF+/            |   | VEREF+             | X                                       | X       | X        | 1                     | 0         | 0         |
| A4/                |   | A4                 | X                                       | X       | X        | 1 (y = 4)             | 0         | 0         |
| CA4                |   | CA4                | X                                       | X       | X        | 0                     | 0         | 1 (y = 4) |
| TCK/               |   | TCK                | X                                       | X       | X        | 0                     | 1         | 0         |
| Pin Osc            |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         | 0         |

(1) X = don't care



## 10.4 Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger




**Port P1 Pin Schematic: P1.5 to P1.7, Input/Output With Schmitt Trigger (continued)****Table 19. Port P1 (P1.5 to P1.7) Pin Functions**

| PIN NAME<br>(P1.x) | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |                       |           |           |
|--------------------|---|--------------------|-----------------------------------------|---------|----------|-----------------------|-----------|-----------|
|                    |   |                    | P1DIR.x                                 | P1SEL.x | P1SEL2.x | ADC10AE.x<br>INCH.x=1 | JTAG Mode | CAPD.y    |
| P1.5/              | 5 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         | 0         |
| TA0.0/             |   | TA0.0              | 1                                       | 1       | 0        | 0                     | 0         | 0         |
| UCB0CLK/           |   | UCB0CLK            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| UCA0STE/           |   | UCA0STE            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| A5/                |   | A5                 | X                                       | X       | X        | 1 (y = 5)             | 0         | 0         |
| CA5                |   | CA5                | X                                       | X       | X        | 0                     | 0         | 1 (y = 5) |
| TMS                |   | TMS                | X                                       | X       | X        | 0                     | 1         | 0         |
| Pin Osc            |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         | 0         |
| P1.6/              | 6 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         | 0         |
| TA0.1/             |   | TA0.1              | 1                                       | 1       | 0        | 0                     | 0         | 0         |
| UCB0SOMI/          |   | UCB0SOMI           | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| UCB0SCL/           |   | UCB0SCL            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| A6/                |   | A6                 | X                                       | X       | X        | 1 (y = 6)             | 0         | 0         |
| CA6                |   | CA6                | X                                       | X       | X        | 0                     | 0         | 1 (y = 6) |
| TDI/TCLK/          |   | TDI/TCLK           | X                                       | X       | X        | 0                     | 1         | 0         |
| Pin Osc            |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         | 0         |
| P1.7/              | 7 | P1.x (I/O)         | I: 0; O: 1                              | 0       | 0        | 0                     | 0         | 0         |
| UCB0SIMO/          |   | UCB0SIMO           | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| UCB0SDA/           |   | UCB0SDA            | from USCI                               | 1       | 1        | 0                     | 0         | 0         |
| A7/                |   | A7                 | X                                       | X       | X        | 1 (y = 7)             | 0         | 0         |
| CA7                |   | CA7                | X                                       | X       | X        | 0                     | 0         | 1 (y = 7) |
| CAOUT              |   | CAOUT              | 1                                       | 1       | 0        | 0                     | 0         | 0         |
| TDO/TDI/           |   | TDO/TDI            | X                                       | X       | X        | 0                     | 1         | 0         |
| Pin Osc            |   | Capacitive sensing | X                                       | 0       | 1        | 0                     | 0         | 0         |

(1) X = don't care

## 10.5 Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger




**Port P2 Pin Schematic: P2.0 to P2.5, Input/Output With Schmitt Trigger (continued)**
**Table 20. Port P2 (P2.0 to P2.5) Pin Functions**

| PIN NAME<br>(P2.x)             | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |
|--------------------------------|---|--------------------|-----------------------------------------|---------|----------|
|                                |   |                    | P2DIR.x                                 | P2SEL.x | P2SEL2.x |
| P2.0/<br>TA1.0/<br><br>Pin Osc | 0 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI0A    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA0      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |
| P2.1/<br>TA1.1/<br><br>Pin Osc | 1 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI1A    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA1      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |
| P2.2/<br>TA1.1/<br><br>Pin Osc | 2 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI1B    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA1      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |
| P2.3/<br>TA1.0/<br><br>Pin Osc | 3 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI0B    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA0      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |
| P2.4/<br>TA1.2/<br><br>Pin Osc | 4 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI2A    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA2      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |
| P2.5/<br>TA1.2/<br><br>Pin Osc | 5 | P2.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                |   | Timer1_A3.CCI2B    | 0                                       | 1       | 0        |
|                                |   | Timer1_A3.TA2      | 1                                       | 1       | 0        |
|                                |   | Capacitive sensing | X                                       | 0       | 1        |

(1) X = don't care

## 10.6 Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger




**Port P2 Pin Schematic: P2.6, Input/Output With Schmitt Trigger (continued)****Table 21. Port P2 (P2.6) Pin Functions**

| PIN NAME<br>(P2.x) | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                      |
|--------------------|---|--------------------|-----------------------------------------|--------------------|----------------------|
|                    |   |                    | P2DIR.x                                 | P2SEL.6<br>P2SEL.7 | P2SEL2.6<br>P2SEL2.7 |
| XIN                | 6 | XIN                | 0                                       | 1<br>1             | 0<br>0               |
| P2.6               |   | P2.x (I/O)         | I: 0; O: 1                              | 0<br>X             | 0<br>0               |
| TA0.1              |   | Timer0_A3.TA1      | 1                                       | 1<br>0             | 0<br>0               |
| Pin Osc            |   | Capacitive sensing | X                                       | 0<br>X             | 1<br>X               |

(1) X = don't care

## 10.7 Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger




**Port P2 Pin Schematic: P2.7, Input/Output With Schmitt Trigger (continued)****Table 22. Port P2 (P2.7) Pin Functions**

| PIN NAME<br>(P2.x) | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |                    |                      |
|--------------------|---|--------------------|-----------------------------------------|--------------------|----------------------|
|                    |   |                    | P2DIR.x                                 | P2SEL.6<br>P2SEL.7 | P2SEL2.6<br>P2SEL2.7 |
| XOUT/              | 7 | XOUT               | 1                                       | 1<br>1             | 0<br>0               |
| P2.7/              |   | P2.x (I/O)         | I: 0; O: 1                              | 0<br>X             | 0<br>0               |
| Pin Osc            |   | Capacitive sensing | X                                       | 0<br>X             | 1<br>X               |

(1) X = don't care



## 10.8 Port P3 Pin Schematic: P3.0 to P3.7, Input/Output With Schmitt Trigger (28-Pin PW and 32-Pin RHB Packages Only)



**Port P3 Pin Schematic: P3.0 to P3.7, Input/Output With Schmitt Trigger (28-Pin PW and 32-Pin RHB Packages Only) (continued)**
**Table 23. Port P3 (P3.0 to P3.7) Pin Functions (28-Pin PW and 32-Pin RHB Packages Only)**

| PIN NAME<br>(P3.x)                    | x | FUNCTION           | CONTROL BITS AND SIGNALS <sup>(1)</sup> |         |          |
|---------------------------------------|---|--------------------|-----------------------------------------|---------|----------|
|                                       |   |                    | P3DIR.x                                 | P3SEL.x | P3SEL2.x |
| P3.0/<br>TA0.2/<br>Pin Osc            | 0 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer0_A3.CCI2A    | 0                                       | 1       | 0        |
|                                       |   | Timer0_A3.TA2      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.1/<br>TA1.0/<br>Pin Osc            | 1 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer1_A3.TA0      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.2/<br>TA1.1/<br>Pin Osc            | 2 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer1_A3.TA1      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.3/<br>TA1.2/<br>Pin Osc            | 3 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer1_A3.TA2      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.4/<br>TA0.0/<br>Pin Osc            | 4 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer0_A3.TA0      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.5/<br>TA0.1/<br>Pin Osc            | 5 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer0_A3.TA1      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.6/<br>TA0.2/<br>Pin Osc            | 6 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer0_A3.TA2      | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |
| P3.7/<br>TA1CLK/<br>CAOUT/<br>Pin Osc | 7 | P3.x (I/O)         | I: 0; O: 1                              | 0       | 0        |
|                                       |   | Timer1_A3.TACLK    | 0                                       | 1       | 0        |
|                                       |   | Comparator output  | 1                                       | 1       | 0        |
|                                       |   | Capacitive sensing | X                                       | 0       | 1        |

(1) X = don't care

## 11 Device and Documentation Support

### 11.1 Device Support

#### 11.1.1 Development Tools Support

All MSP430™ microcontrollers are supported by a wide variety of software and hardware development tools. Tools are available from TI and various third parties. See them all at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

##### 11.1.1.1 Hardware Features

See the *Code Composer Studio for MSP430 User's Guide* (SLAU157) for details on the available features.

| MSP430 Architecture | 4-Wire JTAG | 2-Wire JTAG | Break-points (N) | Range Break-points | Clock Control | State Sequencer | Trace Buffer | LPMx.5 Debugging Support |
|---------------------|-------------|-------------|------------------|--------------------|---------------|-----------------|--------------|--------------------------|
| MSP430              | Yes         | Yes         | 2                | No                 | Yes           | No              | No           | No                       |

##### 11.1.1.2 Recommended Hardware Options

###### 11.1.1.2.1 Target Socket Boards

The target socket boards allow easy programming and debugging of the device using JTAG. They also feature header pin outs for prototyping. Target socket boards are orderable individually or as a kit with the JTAG programmer and debugger included. The following table shows the compatible target boards and the supported packages.

| Package           | Target Board and Programmer Bundle | Target Board Only              |
|-------------------|------------------------------------|--------------------------------|
| 28-pin TSSOP (PW) | <a href="#">MSP-FET430U28A</a>     | <a href="#">MSP-TS430PW28A</a> |

###### 11.1.1.2.2 Experimenter Boards

Experimenter Boards and Evaluation kits are available for some MSP430 devices. These kits feature additional hardware components and connectivity for full system evaluation and prototyping. See [www.ti.com/msp430tools](http://www.ti.com/msp430tools) for details.

###### 11.1.1.2.3 Debugging and Programming Tools

Hardware programming and debugging tools are available from TI and from its third party suppliers. See the full list of available tools at [www.ti.com/msp430tools](http://www.ti.com/msp430tools).

###### 11.1.1.2.4 Production Programmers

The production programmers expedite loading firmware to devices by programming several devices simultaneously.

| Part Number              | PC Port        | Features                                                            | Provider          |
|--------------------------|----------------|---------------------------------------------------------------------|-------------------|
| <a href="#">MSP-GANG</a> | Serial and USB | Program up to eight devices at a time. Works with PC or standalone. | Texas Instruments |

##### 11.1.1.3 Recommended Software Options

###### 11.1.1.3.1 Integrated Development Environments

Software development tools are available from TI or from third parties. Open source solutions are also available. This device is supported by Code Composer Studio™ IDE (CCS).

###### 11.1.1.3.2 MSP430Ware

[MSP430Ware](#) is a collection of code examples, data sheets, and other design resources for all MSP430 devices delivered in a convenient package. MSP430Ware is available as a component of CCS or as a standalone package.

#### 11.1.1.3.3 Command-Line Programmer

**MSP430 Flasher** is an open-source, shell-based interface for programming MSP430 microcontrollers through a FET programmer or eZ430 using JTAG or Spy-Bi-Wire (SBW) communication. MSP430 Flasher can be used to download binary files (.txt or .hex) files directly to the MSP430 Flash without the need for an IDE.

#### 11.1.1.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

##### [TI E2E Community](#)

*TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At [e2e.ti.com](#), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

##### [TI Embedded Processors Wiki](#)

*Texas Instruments Embedded Processors Wiki.* Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

### 11.1.2 Device and Development Tool Nomenclature

To designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all MSP430™ MCU devices and support tools. Each MSP430™ MCU commercial family member has one of three prefixes: MSP, PMS, or XMS (for example, MSP430F5259). Texas Instruments recommends two of three possible prefix designators for its support tools: MSP and MSPX. These prefixes represent evolutionary stages of product development from engineering prototypes (with XMS for devices and MSPX for tools) through fully qualified production devices and tools (with MSP for devices and MSP for tools).

Device development evolutionary flow:

**XMS** – Experimental device that is not necessarily representative of the final device's electrical specifications

**PMS** – Final silicon die that conforms to the device's electrical specifications but has not completed quality and reliability verification

**MSP** – Fully qualified production device

Support tool development evolutionary flow:

**MSPX** – Development-support product that has not yet completed Texas Instruments internal qualification testing.

**MSP** – Fully-qualified development-support product


XMS and PMS devices and MSPX development-support tools are shipped against the following disclaimer:

"Developmental product is intended for internal evaluation purposes."

MSP devices and MSP development-support tools have been characterized fully, and the quality and reliability of the device have been demonstrated fully. TI's standard warranty applies.

Predictions show that prototype devices (XMS and PMS) have a greater failure rate than the standard production devices. Texas Instruments recommends that these devices not be used in any production system because their expected end-use failure rate still is undefined. Only qualified production devices are to be used.

TI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type (for example, PZP) and temperature range (for example, T). [Figure 25](#) provides a legend for reading the complete device name for any family member.



**Figure 25. Device Nomenclature**

## 11.2 Documentation Support

### 11.2.1 Related Documents

The following documents describe the MSP430G2x53 devices. Copies of these documents are available on the Internet at [www.ti.com](http://www.ti.com).

**SLAU144** *MSP430x2xx Family User's Guide*. Detailed information on the modules and peripherals available in this device family.

**SLAZ440** *MSP430G2553 Device Erratasheet*. Describes the known exceptions to the functional specifications for the MSP430G2553 device.

**SLAZ437** *MSP430G2453 Device Erratasheet*. Describes the known exceptions to the functional specifications for the MSP430G2453 device.

### 11.3 Related Links

Table 24 lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 24. Related Links**

| PARTS          | PRODUCT FOLDER             | SAMPLE & BUY               | TECHNICAL DOCUMENTS        | TOOLS & SOFTWARE           | SUPPORT & COMMUNITY        |
|----------------|----------------------------|----------------------------|----------------------------|----------------------------|----------------------------|
| MSP430G2553-Q1 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |
| MSP430G2453-Q1 | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> | <a href="#">Click here</a> |

### 11.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

#### TI E2E Community

TI's *Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At [e2e.ti.com](http://e2e.ti.com), you can ask questions, share knowledge, explore ideas, and help solve problems with fellow engineers.

#### TI Embedded Processors Wiki

*Texas Instruments Embedded Processors Wiki*. Established to help developers get started with embedded processors from Texas Instruments and to foster innovation and growth of general knowledge about the hardware and software surrounding these devices.

### 11.5 Trademarks

MSP430, Code Composer Studio are trademarks of Texas Instruments. All other trademarks are the property of their respective owners.

### 11.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 11.7 Glossary

**SLYZ022** — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

| Orderable Device   | Status<br>(1) | Package Type | Package<br>Drawing | Pins | Package<br>Qty | Eco Plan<br>(2) | Lead finish/<br>Ball material<br>(6) | MSL Peak Temp<br>(3) | Op Temp (°C) | Device Marking<br>(4/5) | Samples                 |
|--------------------|---------------|--------------|--------------------|------|----------------|-----------------|--------------------------------------|----------------------|--------------|-------------------------|-------------------------|
| MSP430G2453IPW0RQ1 | ACTIVE        | TSSOP        | PW                 | 20   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | G2453Q1                 | <a href="#">Samples</a> |
| MSP430G2453IPW8RQ1 | ACTIVE        | TSSOP        | PW                 | 28   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | G2453Q1                 | <a href="#">Samples</a> |
| MSP430G2553IPW0RQ1 | ACTIVE        | TSSOP        | PW                 | 20   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | G2553Q1                 | <a href="#">Samples</a> |
| MSP430G2553IPW8RQ1 | ACTIVE        | TSSOP        | PW                 | 28   | 2000           | RoHS & Green    | NIPDAU                               | Level-1-260C-UNLIM   | -40 to 85    | G2553Q1                 | <a href="#">Samples</a> |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSELETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


**OTHER QUALIFIED VERSIONS OF MSP430G2453-Q1, MSP430G2553-Q1 :**

- Catalog: [MSP430G2453](#), [MSP430G2553](#)

**NOTE: Qualified Version Definitions:**

- Catalog - TI's standard catalog product




**TAPE AND REEL INFORMATION**


\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|--------------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| MSP430G2453IPW0RQ1 | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.0     | 1.4     | 8.0     | 16.0   | Q1            |
| MSP430G2453IPW8RQ1 | TSSOP        | PW              | 28   | 2000 | 330.0              | 16.4               | 6.9     | 10.2    | 1.8     | 12.0    | 16.0   | Q1            |
| MSP430G2553IPW0RQ1 | TSSOP        | PW              | 20   | 2000 | 330.0              | 16.4               | 6.95    | 7.1     | 1.6     | 8.0     | 16.0   | Q1            |
| MSP430G2553IPW8RQ1 | TSSOP        | PW              | 28   | 2000 | 330.0              | 16.4               | 6.9     | 10.2    | 1.8     | 12.0    | 16.0   | Q1            |

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

| Device             | Package Type | Package Drawing | Pins | SPQ  | Length (mm) | Width (mm) | Height (mm) |
|--------------------|--------------|-----------------|------|------|-------------|------------|-------------|
| MSP430G2453IPW0RQ1 | TSSOP        | PW              | 20   | 2000 | 853.0       | 449.0      | 35.0        |
| MSP430G2453IPW8RQ1 | TSSOP        | PW              | 28   | 2000 | 853.0       | 449.0      | 35.0        |
| MSP430G2553IPW0RQ1 | TSSOP        | PW              | 20   | 2000 | 853.0       | 449.0      | 35.0        |
| MSP430G2553IPW8RQ1 | TSSOP        | PW              | 28   | 2000 | 853.0       | 449.0      | 35.0        |

PW (R-PDSO-G20)

PLASTIC SMALL OUTLINE




4040064-5/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G20)


PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




4040064-7/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate design.
  - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated