











DS42MB100

SNLS244H - SEPTEMBER 2006 - REVISED JANUARY 2016

DS42MB100 4.25-Gbps 2:1/1:2 CML MUX/Buffer With Transmit Pre-Emphasis and Receive Equalization

Features

- 2:1 Multiplexer and 1:2 Buffer
- 0.25-Gbps to 4.25-Gbps Fully Differential Data
- Fixed Input Equalization
- Programmable Output Pre-Emphasis
- Independent Pre-Emphasis Controls
- Programmable Loopback Modes
- **On-Chip Terminations**
- ESD Rating of 6-kV HBM
- 3.3-V Supply
- Lead-Less WQFN-36 Package
- -40°C to +85°C Operating Temperature Range

Applications

- Backplane Drivers or Cable Drivers
- Redundancy and Signal Conditioning Applications
- CPRI/OBSAI

3 Description

The DS42MB100 device is a signal conditioning 2:1 multiplexer and 1:2 fan-out buffer designed for use in backplane-redundancy or cable driving applications. Signal conditioning features include continuous time linear equalization (CTLE) and programmable output pre-emphasis that enable data communication in FR4 backplane up to 4.25 Gbps. Each input stage has a fixed equalizer to reduce ISI distortion from board traces.

All output drivers have four selectable levels of preemphasis to compensate for transmission losses from long FR4 backplane or cable attenuation reducing deterministic jitter. The pre-emphasis levels can be independently controlled for the line-side and switchside drivers. The internal loopback paths from switchside input to switch-side output enable at-speed system testing. All receiver inputs are internally with 100-Ω differential terminating resistors. All driver outputs are internally terminated with 50- Ω terminating resistors to V_{CC} .

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
DS42MB100	WQFN (36)	6.00 mm × 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Block Diagram






Table of Contents

1	Features 1		8.2 Functional Block Diagram	9
2	Applications 1		8.3 Feature Description	9
3	Description 1	9	Application and Implementation	12
4	Revision History2		9.1 Application Information	12
5	Pin Configuration and Functions		9.2 Typical Application	12
6	Specifications	10	Power Supply Recommendations	17
•	6.1 Absolute Maximum Ratings	11	Layout	17
	6.2 ESD Ratings		11.1 Layout Guidelines	17
	6.3 Recommended Operating Ratings		11.2 Layout Example	17
	6.4 Thermal Information	12	Device and Documentation Support	19
	6.5 Electrical Characteristics		12.1 Documentation Support	19
	6.6 Switching Characteristics		12.2 Community Resources	19
	6.7 Typical Characteristics		12.3 Trademarks	19
7	Parameter Measurement Information 8		12.4 Electrostatic Discharge Caution	19
8	Detailed Description9		12.5 Glossary	19
•	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	19

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision G (April 2013) to Revision H

Page


- Added Pin Configuration and Functions section, Storage Conditions table, ESD Ratings table, Thermal Information table, Parameter Measurement Information section, Feature Description section, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section
 Changed thermal information per latest modeling results

Changes from Revision F (April 2013) to Revision G

Page



5 Pin Configuration and Functions



Pin Functions

PIN I/O		1/0	DESCRIPTION		
		1/0			
LINE SIDE	HIGH SPEED	DIFFERENTIA	L I/Os		
IN+ IN-	33 34	I	Inverting and non-inverting differential inputs at the line side. IN+ and IN- have an internal 50 Ω connected to an internal reference voltage. See Figure 8.		
OUT+ OUT-	30 31	0	Inverting and non-inverting differential outputs at the line side. OUT+ and OUT- have an internal 50 Ω connected to V _{CC} .		
SWITCH S	IDE HIGH SPE	ED DIFFEREN	TIAL I/Os		
IN0+ IN0-	6 7	I	Inverting and non-inverting differential inputs to the MUX at the switch side. IN0+ and IN0- have an internal 50 Ω connected to an internal reference voltage. See Figure 8.		
IN1+ IN1-	25 24	I	Inverting and non-inverting differential inputs to the MUX at the switch side. IN1+ and IN1- have an internal 50 Ω connected to an internal reference voltage. See Figure 8.		
OUT0+ OUT0-	3 4	0	Inverting and non-inverting differential outputs at the switch side. OUT0+ and OUT0- have an internal 50 Ω connected to V_{CC} .		
OUT1+ OUT1-	22 21	0	Inverting and non-inverting differential outputs at the switch side. OUT1+ and OUT1- have an internal 50 Ω connected to V _{CC} .		
CONTROL	(3.3-V LVCMC	OS)			
DEL_0 DEL_1	18 27	I	DEL_0 and DEL_1 select the output pre-emphasis of the line side drivers (OUT±). DEL_0 and DEL_1 are internally pulled high.		
DES_0 DES_1	10 1	I	DES_0 and DES_1 select the output pre-emphasis of the switch side drivers (OUT0±, OUT1±). DES_0 and DES_1 are internally pulled high.		
EQL	11	I	A logic low enables the input equalizer on the line side. EQL is internally pulled high. Default is with EQ disabled.		
EQS	36	I	A logic low enables the input equalizer on the switch side. EQS is internally pulled high. Default is with EQ disabled.		
LB0	28	I	A logic low at LB0 enables the internal loopback path from IN0± to OUT0±. LB0 is internally pulled high.		
LB1	26	I	A logic low at LB1 enables the internal loopback path from IN1± to OUT1±. LB1 is internally pulled high.		
MUX	19	I	A logic low at MUX selects IN1±. MUX is internally pulled high. Default state for MUX is IN0±.		

Copyright © 2006–2016, Texas Instruments Incorporated



Pin Functions (continued)

F	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
RSV	17	I	Reserve pin to support factory testing. This pin can be left open, or tied to GND, or tied to GND through an external pull-down resistor.
POWER			
GND	2, 8, 9, 12, 14, 16, 20, 29, 35	Р	Ground reference. Each ground pin should be connected to the ground plane through a low inductance path, typically with a via located as close as possible to the landing pad of the GND pin.
GND	DAP	Р	DAP is the metal contact at the bottom side, located at the center of the WQFN package. It should be connected to the GND plane with at least 16 via to lower the ground impedance and improve the thermal performance of the package.
V _{CC}	5, 13, 15, 23, 32	Р	V_{CC} = 3.3 V ± 5%. Each V _{CC} pin should be connected to the V _{CC} plane through a low inductance path, typically with a via located as close as possible to the landing pad of the V _{CC} pin. It is recommended to have a 0.01 μF or 0.1 μF, X7R, size-0402 bypass capacitor from each V _{CC} pin to ground plane.

6 Specifications

6.1 Absolute Maximum Ratings

see⁽¹⁾⁽²⁾

	MIN	MAX	UNIT
Supply voltage (V _{CC})	-0.3	4	V
CMOS/TTL input voltage	-0.3	$V_{CC} + 0.3$	V
CML input/output voltage	-0.3	$V_{CC} + 0.3$	V
Junction temperature		150	°C
Lead temperature (soldering, 4 seconds)		260	°C
Storage temperature, T _{stg}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT	
		Human-body model (HBM), 1.5 k Ω , 100 pF, per ANSI/ESDA/JEDEC JS-001 $^{(1)}$	±6000		
$V_{(ESD)}$		Charged-device model (CDM), per JEDEC specification JESD22-C101 (2)	±1250	7 V	
		Machine model	±350		

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



6.3 Recommended Operating Ratings

	MIN	NOM	MAX	UNIT
Supply voltage (V _{CC} – GND)	3.135	3.3	3.465	V
Supply noise amplitude (10 Hz to 2 GHz)			100	mV_PP
Ambient temperature	-40		85	°C
Case temperature			100	°C

6.4 Thermal Information

		DS42MB100	
	THERMAL METRIC ⁽¹⁾	NJK (WQFN)	UNIT
		36 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance (2)	32.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	14.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.2	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.1	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	1.9	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
LVCM	OS DC SPECIFICATIONS						
V_{IH}	High level input voltage			2		$V_{CC} + 0.3$	V
V_{IL}	Low level input voltage			-0.3		0.8	V
I _{IH}	High level input current	$V_{IN} = V_{CC}$		-10		10	μΑ
$I_{\parallel L}$	Low level input current	V _{IN} = GND		75	94	124	μA
R_{PU}	Pull-high resistance				35		kΩ
RECEI	IVER SPECIFICATIONS						
		AC coupled differential signal. This parameter is not tested at production.	Below 1.25 Gbps	100		1750	
V_{ID}	Differential input voltage range (2)		Between 1.25 Gbps-3.125 Gbps	100		1560	mV_{P-P}
	range		Above 3.125 Gbps	100		1200	
V _{ICM}	Common-mode voltage at receiver inputs	Measured at receiver in	puts reference to ground.		1.3		V
R _{ITD}	Input differential termination (3)	On-chip differential term	ination between IN+ or IN−.	84	100	116	Ω

⁽¹⁾ Typical parameters measured at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$, and represent most likely parametric norms at the time of product characterization. The typical specifications are not ensured.

Product Folder Links: DS42MB100

⁽²⁾ Thermal resistances are based on having 16 thermal relief vias on the DAP pad under the 0 airflow condition.

⁽²⁾ This parameter is specified by design and/or characterization. It is not tested in production.

⁽³⁾ IN+ and IN- are generic names refer to one of the many pairs of complimentary inputs of the DS42MB100. OUT+ and OUT- are generic names refer to one of the many pairs of the complimentary outputs of the DS42MB100. Differential input voltage V_{ID} is defined as |IN+-IN-|. Differential output voltage V_{OD} is defined as |OUT+-OUT-|.



Electrical Characteristics (continued)

Over recommended operating supply and temperature ranges unless otherwise specified.

	PARAMETER	TES	ST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
DRIVE	R SPECIFICATIONS						
V_{ODB}	Output differential voltage swing without pre-emphasis (4)	$R_L = 100 \ \Omega \pm 1\%$ DES_1 = DES_0 = 0 DEL_1 = DEL_0 = 0 Driver pre-emphasis disa Running K28.7 pattern a See Figure 6 for test circ	t 4.25 Gbps.	1100	1300	1500	mV _{P-P}
		$R_L = 100 \Omega \pm 1\%$	DEx_[1:0] = 00		0		
		Running K28.7 pattern at	DEx_[1:0] = 01		-3		
	Output and analysis	4.25 Gbps	DEx_[1:0] = 10		-6		
V _{PE}	Output pre-emphasis voltage ratio 20 × log (VODPE / VODB)	x = S for switch side pre-emphasis control x = L for line side pre- emphasis control See Figure 9 on waveform. See Figure 6 for test circuit.	DEx_[1:0] = 11		-9		dB
T _{PE}	Pre-emphasis width	Tested at -9-dB pre-em x = S for switch side pre x = L for line side pre-en See Figure 3 on measur	nphasis control	125	188	250	ps
R _{OTSE}	Output termination ⁽³⁾	On-chip termination from	OUT+ or OUT- to V _{CC}	42	50	58	Ω
R _{OTD}	Output differential termination	On-chip differential term	ination between OUT+ and OUT-		100		Ω
ΔR _{OTS} E	Mismatch in output termination resistors	Mismatch in output term	inations at OUT+ and OUT-			5%	
V _{OCM}	Output common mode voltage				2.7		V
POWE	R DISSIPATION						
P_D	Power dissipation	V _{DD} = 3.3 V at 25°C All outputs terminated by DEL_[1:0] = 0, DES_[1:0] Running PRBS 2 ⁷ – 1 pa	0] = 0		0.45		W
AC CH	ARACTERISTICS						
		See Figure 6 for test	At 0.25 Gbps			2	
RJ	Device random jitter ⁽⁵⁾	circuit. Alternating 1-0 pattern.	At 1.25 Gbps			2	ps _{rms}
	Device random julier	EQ and pre-emphasis disabled.	At 4.25 Gbps			2	F ZIIIIS
DJ	Device deterministic jitter ⁽⁶⁾	See Figure 6 for test circuit. EQ and pre-emphasis disabled	Between 0.25 and 4.25 Gbps with PRBS7 pattern for DS42MB100 at -40°C to 85°C			35	ps _{p-p}
DR	Data rate ⁽²⁾	Tested with alternating 1	-0 pattern	0.25		4.25	Gbps

 ⁽⁴⁾ K28.7 pattern is a 10-bit repeating pattern of K28.7 code group {001111 1000} K28.5 pattern is a 20-bit repeating pattern of +K28.5 and -K28.5 code groups {110000 0101 001111 1010}
 (5) Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation

Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated

⁽⁵⁾ Device output random jitter is a measurement of the random jitter contribution from the device. It is derived by the equation sqrt(RJ_{OUT}² - RJ_{IN}²), where RJ_{OUT} is the total random jitter measured at the output of the device in ps_{rms}, RJ_{IN} is the random jitter of the pattern generator driving the device.

⁽⁶⁾ Device output deterministic jitter is a measurement of the deterministic jitter contribution from the device. It is derived by the equation (DJ_{OUT} – DJ_{IN}), where DJ_{OUT} is the total peak-to-peak deterministic jitter measured at the output of the device in ps_{p-p}, DJ_{IN} is the peak-to-peak deterministic jitter of the pattern generator driving the device.



6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _R	Differential low to high transition time	Measured with a clock-like pattern at 4.25 Gbps, between 20% and 80% of the differential output voltage. Pre-emphasis disabled. Transition time is measured with fixture as shown in Figure 6, adjusted to reflect the transition time at the output pins.		85		ps
t _F	Differential high to low transition time			85		ps
t _{PLH}	Differential low to high propagation delay	Measured at 50% differential voltage from input to output.			1	ns
t _{PHL}	Differential high to low propagation delay				1	ns
t _{SKP}	Pulse skew	t _{PHL} - t _{PLH}			20	ps
t _{SKO}	Output skew ⁽¹⁾	Difference in propagation delay among data paths in the same device.			100	ps
t _{SKPP}	Part-to-part skew	Difference in propagation delay between the same output from devices operating under identical condition.			100	ps
t _{SM}	MUX switch time	Measured from V_{IH} or V_{IL} of the MUX-control or loopback control to 50% of the valid differential output.		1.8	6	ns

⁽¹⁾ t_{SKO} is the magnitude difference in the propagation delays among data paths. An example is the output skew among data paths from IN0± to OUT± and IN1± to OUT±.. Another example is the output skew among data paths from IN± to OUT0± and IN± to OUT1±. t_{SKO} also refers to the delay skew of the loopback paths of the same port and between similar data paths. An example is the output skew among data paths IN0± to OUT0± and IN1± to OUT1±.




Figure 1. Driver Output Transition Time




Figure 2. Propagation Delay From Input To Output







Figure 3. Test Condition For Output Pre-Emphasis Duration

6.7 Typical Characteristics



7 Parameter Measurement Information




Figure 6. AC Test Circuit



Detailed Description

Overview 8.1

The DS42MB100 is a signal conditioning 2:1 multiplexer and a 1:2 buffer designed to support port redundancy with encoded or scrambled data rates between 0.25 and 4.25 Gbps. The DS42MB100 provides fixed equalization at the receive input and pre-emphasis control on the output in order to support signal reach extension.

8.2 Functional Block Diagram




Figure 7. Simplified Block Diagram

Product Folder Links: DS42MB100

8.3 Feature Description

The DS42MB100 MUX buffer consists of several key blocks:

- CML Inputs and EQ
- Multiplexer and Loopback Control
- CML Drivers and Pre-Emphasis Control



Feature Description (continued)

8.3.1 CML inputs and EQ

The high speed inputs are self-biased to about 1.3 V at IN+ and IN- and are designed for AC coupling, allowing the DS42MB100 to be inserted directly into the datapath without any limitation. See Figure 8 for details about the internal receiver input termination and bias circuit.




Figure 8. Receiver Input Termination and Bias Circuit

The inputs are compatible to most AC coupling differential signals such as LVDS, LVPECL, and CML. The ideal AC coupling capacitor value is often based on the lowest frequency component embedded within the serial link. A typical AC coupling capacitor value ranges between 100 and 1000 nF. Some specifications with scrambled data may require a larger coupling capacitor for optimal performance. To reduce unwanted parasitics around and within the AC coupling capacitor, a body size of 0402 is recommended. Figure 6 shows the AC coupling capacitor placement in an AC test circuit.

Each input stage has a fixed equalizer that provides equalization to compensate about 5 dB (at 2 GHz) of transmission loss from a short backplane trace (about 10 inches backplane). EQ can be enabled or disabled with the EQL and EQS pins.

Table 1. EQ Controls for Line and Switch Inputs

PIN	PIN VALUE	EQUALIZER FUNCTION
FOL FOS	0	Enable equalization.
EQL, EQS	1 (default)	Normal mode. Equalization disabled.

8.3.2 Multiplexer and Loopback Control

Table 2 and Table 3 provide details about how to configure the DS42MB100 multiplexer and loopback settings.

Table 2. Logic Table for Multiplex Controls

PIN	PIN VALUE	MUX FUNCTION
MUX	0	MUX select switch input IN1±.
IVIUX	1 (default)	MUX select switch input IN0±.

Table 3. Logic Table for Loopback Controls

PIN	PIN VALUE	LOOPBACK FUNCTION
LB0	0	Enable loopback from IN0± to OUT0±.
LDU	1 (default)	Normal mode. Loopback disabled.
LB1	0	Enable loopback from IN1± to OUT1±.
LDI	1 (default)	Normal mode. Loopback disabled.

Submit Documentation Feedback

Product Folder Links: DS42MB100



8.3.3 CML Drivers and Pre-Emphasis Control

The output driver has pre-emphasis (driver-side equalization) to compensate the transmission loss of the backplane that it is driving. The driver conditions the output signal such that the lower frequency and higher frequency pulses reach approximately the same amplitude at the end of the backplane and minimize the deterministic jitter caused by the amplitude disparity. The DS42MB100 provides four steps of user-selectable pre-emphasis ranging from 0, -3, -6 and -9 dB to handle different lengths of backplane. Figure 9 shows a driver pre-emphasis waveform. The pre-emphasis duration is 188 ps nominal, corresponding to 0.8 unit intervals (UI) at 4.25 Gbps. The pre-emphasis levels of switch-side and line-side can be individually programmed.




Figure 9. Driver Pre-Emphasis Differential Waveform (Showing All 4 Pre-Emphasis Steps)

Table 4.	Line-Side	Pre-Emphasis	Controls
----------	-----------	---------------------	-----------------

DEL_[1:0]	PRE-EMPHASIS LEVEL IN mV _{PP} (VODB)	PRE-EMPHASIS LEVEL IN mV _{PP} (VODPE)	PRE-EMPHASIS IN dB (VODPE/VODB)	TYPICAL FR4 BOARD TRACE
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches

Table 5. Switch-Side Pre-Emphasis Controls

DES_[1:0]	PRE-EMPHASIS LEVEL IN mV _{PP} (VODB)	PRE-EMPHASIS LEVEL IN mV _{PP} (VODPE)	PRE-EMPHASIS IN dB (VODPE/VODB)	TYPICAL FR4 BOARD TRACE
0 0	1300	1300	0	10 inches
0 1	1300	920	-3	20 inches
1 0	1300	650	-6	30 inches
1 1 (default)	1300	461	-9	40 inches



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The DS42MB100 is a 2:1 MUX and 1:2 buffer that equalizes input data up to 4.25 Gbps and provides transmit pre-emphasis controls to improve overall signal reach. As a MUX buffer, the DS42MB100 is ideal for designs where there is a need for port sharing or redundancy as well as on-the-fly reorganization of routes and data connections.

9.2 Typical Application

A typical application for the DS42MB100 is shown in Figure 10 and Figure 11.




Figure 10. Network Switch System With Redundancy

Submit Documentation Feedback

Copyright © 2006–2016, Texas Instruments Incorporated



Typical Application (continued)




Figure 11. DS42MB100 Connection Block Diagram

9.2.1 Design Requirements

In a typical design, the DS42MB100 equalizes a short backplane trace on its input, followed by a longer trace at the DS42MB100 output. In this application example, a 25-inch FR4 coupled micro-strip board trace is used in place of the short backplane link. A block diagram of this example is shown in Figure 12.

Product Folder Links: DS42MB100

Typical Application (continued)




Figure 12. Block Diagram of DS42MB100 Application Example

The 25-inch microstrip board trace has approximately 6 dB of attenuation between 375 MHz and 1.875 GHz, representing closely the transmission loss of the short backplane transmission line. The 25-inch microstrip is connected between the pattern generator and the differential inputs of the DS42MB100 for AC measurements.

Table 6. Input Trace Parameters

TRACE LENGTH	FINISHED TRACE WIDTH W	SEPARATION BETWEEN TRACES	DIELECTRIC HEIGHT H	DIELECTRIC CONSTANT ϵ_R	LOSS TANGENT
25 inches	8.5 mil	11.5 mil	6 mil	3.8	0.022

The length of the output trace may vary based on system requirements. In this example, a 40-inch FR4 trace with similar trace width, separation, and dielectric characteristics, is placed at the DS42MB100 output.

As with any high speed design, there are many factors which influence the overall performance. Following is a list of critical areas for consideration and study during design.

- Use 100-Ω impedance traces. Generally these are very loosely coupled to ease routing length differences.
- Place AC-coupling capacitors near to the receiver end of each channel segment to minimize reflections.
- The maximum body size for AC-coupling capacitors is 0402.
- Back-drill connector vias and signal vias to minimize stub length.
- Use reference plane vias to ensure a low inductance path for the return current.

9.2.2 Detailed Design Procedure

For optimal design, the DS42MB100 must be configured to route incoming data correctly as well as provide the best signal quality. The following design procedures should be observed:

- 1. The DS42MB100 should be configured to provide the correct MUX and buffer routes in order to satisfy system requirements. In order to set the appropriate MUX control settings, refer to Table 2. To configure the buffer control settings, refer to Table 3. For example, consider the case where the designer wishes to route the input from Switch Card 0 (IN0±) to the output for the line card (OUT±). To accomplish this, set MUX = 1 (select IN0±). For the other direction from line card output to switch card, set LB0 = 1 and LB1 = 1 so that the input from the line card is buffered to both Switch Card 0 (OUT0±) and Switch Card 1 (OUT1±).
- 2. The DS42MB100 is designed to be placed at an offset location with respect to the overall channel attenuation. To optimize performance, determine whether input and output equalization is required. Set EQL = 0 and EQS = 0 to enable input equalization. The MUX buffer transmit pre-emphasis can be tuned to extend the trace length reach while also recovering a solid eye opening. To tune transmit pre-emphasis on either the line card side or switch card side, refer to Table 4 and Table 5 for recommended pre-emphasis control settings according to the length of FR4 board trace connected at the DS42MB100 output. For example, if 40 inches of FR4 trace is connected to the switch card output, set DES_[1:0] = (1, 1) for VOD = 1200 mVpp and -9 dB of transmit pre-emphasis.




9.2.3 Application Curves

Figure 13 through Figure 18 show how the signal integrity varies at different places in the data path. These measured locations can be referenced back to the labeled points provided in Figure 12.


- Point (A): Output signal of source pattern generator
- Point (B): Input to DS42MB100 after 25 inches of FR4 trace from source
- Point (C): Output of DS42MB100 driver
- Point (D): Signal after 40 inches of FR4 trace from DS42MB100 driver

The source signal is a PRBS-7 pattern at 4 Gbps. For the long output traces, the eye after 40 inches of output FR4 trace is significantly improved by adding –9 dB of pre-emphasis.



Copyright © 2006–2016, Texas Instruments Incorporated







10 Power Supply Recommendations

The supply (V_{CC}) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the V_{CC} and GND planes create a low inductance supply with distributed capacitance. Careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.01- μ F or 0.1- μ F bypass capacitor should be connected to each V_{CC} pin such that the capacitor is placed as close as possible to the V_{CC} pins. Smaller body size capacitors, such as 0402 body size, can help facilitate proper component placement. Refer to the V_{CC} pin connections in Figure 11 for further details.

11 Layout

11.1 Layout Guidelines

Use at least a four layer board with a power and ground plane. Closely-coupled differential lines of $100~\Omega$ are typically recommended for differential interconnect. The closely coupled lines help to ensure that coupled noise will appear as common-mode and thus will be rejected by the receivers. Information on the WQFN style package is provided in *AN-1187 Leadless Leadframe Package (LLP)*, SNOA401.

11.2 Layout Example

Stencil parameters such as aperture area ratio and the fabrication process have a significant impact on paste deposition. Inspection of the stencil prior to placement of the WQFN package is highly recommended to improve board assembly yields. If the via and aperture openings are not carefully monitored, the solder may flow unevenly through the DAP. Stencil parameters for aperture opening and via locations are shown in Figure 19. A layout example for the DS42MB100 is shown in Figure 20, where 16 stencil openings are used for the DAP alongside nine vias to GND.




Figure 19. No Pullback WQFN, Single Row Reference Diagram

Table 7. No Pullback WQFN Stencil Aperture Summary for DS42MB100

DEVICE	PIN COUNT	MKT DWG	PCB I/O PAD SIZE (mm)	PCB PITCH (mm)	PCB DAP SIZE (mm)	STENCIL I/O APERTURE (mm)	STENCIL DAP APERTURE (mm)	NUMBER OF DAP APERTURE OPENINGS	GAP BETWEEN DAP APERTURE (Dim A mm)
DS42MB100	36	SQA36A	0.25×0.6	0.5	4.6 × 4.6	0.25×0.7	1.0 × 1.0	16	0.2

Product Folder Links: DS42MB100






Figure 20. 36-Pin WQFN Stencil Example of Via and Opening Placement



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation see the following: AN-1187 Leadless Leadframe Package (LLP), SNOA401

12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2006–2016, Texas Instruments Incorporated



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
DS42MB100TSQ/NOPB	ACTIVE	WQFN	NJK	36	250	RoHS & Green	SN	Level-3-260C-168 HR	-40 to 85	42MB100	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 20-Sep-2016

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS42MB100TSQ/NOPB	WQFN	NJK	36	250	178.0	16.4	6.3	6.3	1.5	12.0	16.0	Q1

www.ti.com 20-Sep-2016



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS42MB100TSQ/NOPB	WQFN	NJK	36	250	210.0	185.0	35.0



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2020, Texas Instruments Incorporated