

DS90LV011AQ Automotive LVDS Differential Driver

Check for Samples: [DS90LV011AQ](#)

FEATURES

- AECQ-100 Grade 1
- Conforms to TIA/EIA-644-A Standard
- >400Mbps (200MHz) Switching Rates
- 700 ps (100 ps typical) Maximum Differential Skew
- 1.5 ns Maximum Propagation Delay
- Single 3.3V Power Supply
- ± 350 mV Differential Signaling
- Power Off Protection (Outputs in TRI-STATE)
- Pinout Simplifies PCB Layout
- Low Power Dissipation (23 mW @ 3.3V Typical)
- SOT-23 5-Lead Package
- Pin Compatible with SN65LVDS1

DESCRIPTION

The DS90LV011AQ is an LVDS driver optimized for high data rate and low power applications. The DS90LV011AQ is a current mode driver allowing power dissipation to remain low even at high frequency. In addition, the short circuit fault current is also minimized. The device is designed to support data rates in excess of 400Mbps (200MHz) utilizing Low Voltage Differential Signaling (LVDS) technology.

The device is offered in a 5-lead SOT-23 package. The LVDS outputs have been arranged for easy PCB layout. The differential driver outputs provide low EMI with its typical low output swing of 350 mV. The DS90LV011AQ can be paired with its companion single line receiver, the DS90LT012AQ, or with any of TI's LVDS receivers, to provide a high-speed LVDS interface.

Connection Diagram





Figure 1. Top View
See Package Number MF05A

Functional Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 2008–2013, Texas Instruments Incorporated



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾⁽²⁾

Supply Voltage (V_{DD})	-0.3V to 4.0V
LVCMOS input voltage (TTL IN)	-0.3V to to ($V_{DD} + 0.3V$)
LVDS output voltage (OUT_{\pm})	-0.3V to +3.9V
LVDS output short circuit current	24mA
Maximum Package Power Dissipation @ +25°C	
DBV Package	794 mW
Derate DBV Package	7.22 mW/°C above +25°C
Package Thermal Resistance (4-Layer, 2 oz. Cu, JEDEC)	
θ_{JA}	138.5°C/Watt
θ_{JC}	107.0°C/Watt
Storage Temperature	-65°C to +150°C
Lead Temperature Range Soldering	
(4 sec.)	+260°C
Maximum Junction Temperature	+135°C
ESD Ratings	
HBM ⁽³⁾	≥ 8kV
MM ⁽⁴⁾	≥ 250V
CDM ⁽⁵⁾	≥ 1250V

- (1) Absolute Maximum Ratings are those values beyond which the safety of the device cannot be ensured. They are not meant to imply that the devices should be operated at these limits. Electrical Characteristics specifies conditions of device operation.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/Distributors for availability and specifications.
- (3) Human Body Model, applicable std. JESD22-A114C
- (4) Machine Model, applicable std. JESD22-A115-A
- (5) Field Induced Charge Device Model, applicable std. JESD22-C101-C

Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage (V_{DD})	3.0	3.3	3.6	V
Temperature (T_A)	-40	+25	+125	°C

Electrical Characteristics

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified. ⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
V _{OD}	Output Differential Voltage	R _L = 100Ω (Figure 2 and Figure 3)	OUT+, OUT-	250	350	450	mV
ΔV _{OD}	V _{OD} Magnitude Change				3	35	mV
V _{OS}	Offset Voltage	R _L = 100Ω (Figure 2)		1.125	1.22	1.375	V
ΔV _{OS}	Offset Magnitude Change			0	1	25	mV
I _{OFF}	Power-off Leakage	V _{OUT} = 3.6V or GND, V _{DD} = 0V			±1	±10	μA
I _{OS}	Output Short Circuit Current ⁽⁴⁾	V _{OUT+} and V _{OUT-} = 0V			-6	-24	mA
I _{OSD}	Differential Output Short Circuit Current ⁽⁴⁾	V _{OD} = 0V			-5	-12	mA
C _{OUT}	Output Capacitance					3	

- (1) Current into device pins is defined as positive. Current out of device pins is defined as negative. All voltages are referenced to ground except V_{OD} .
- (2) All typicals are given for: $V_{DD} = +3.3V$ and $T_A = +25^\circ C$.
- (3) The DS90LV011AQ is a current mode device and only function with datasheet specification when a resistive load is applied to the drivers outputs.
- (4) Output short circuit current (I_{OS}) is specified as magnitude only, minus sign indicates direction only.

Electrical Characteristics (continued)

Over Supply Voltage and Operating Temperature ranges, unless otherwise specified.⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Conditions	Pin	Min	Typ	Max	Units
V_{IH}	Input High Voltage		TTL IN	2.0		V_{DD}	V
V_{IL}	Input Low Voltage			GND		0.8	V
I_{IH}	Input High Current	$V_{IN} = 3.3V$ or $2.4V$			± 2	± 10	μA
I_{IL}	Input Low Current	$V_{IN} = GND$ or $0.5V$			± 1	± 10	μA
V_{CL}	Input Clamp Voltage	$I_{CL} = -18$ mA		-1.5	-0.6		V
C_{IN}	Input Capacitance				3		pF
I_{DD}	Power Supply Current	No Load	V_{DD}		5	8	mA
		$R_L = 100\Omega$			7	10	mA

Switching Characteristics

Over Supply Voltage and Operating Temperature Ranges, unless otherwise specified.⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{PHLD}	Differential Propagation Delay High to Low	$R_L = 100\Omega$, $C_L = 15$ pF (Figure 4 and Figure 5)	0.3	1.0	1.5	ns
t_{PLHD}	Differential Propagation Delay Low to High		0.3	1.1	1.5	ns
t_{SKD1}	Differential Pulse Skew $ t_{PHLD} - t_{PLHD} $ ⁽⁵⁾		0	0.1	0.7	ns
t_{SKD3}	Differential Part to Part Skew ⁽⁶⁾		0	0.2	1.0	ns
t_{SKD4}	Differential Part to Part Skew ⁽⁷⁾		0	0.4	1.2	ns
t_{TLH}	Transition Low to High Time		0.2	0.5	1.0	ns
t_{THL}	Transition High to Low Time		0.2	0.5	1.0	ns
f_{MAX}	Maximum Operating Frequency ⁽⁸⁾			250		MHz

- (1) All typicals are given for: $V_{DD} = +3.3V$ and $T_A = +25^\circ C$.
- (2) These parameters are ensured by design. The limits are based on statistical analysis of the device performance over PVT (process, voltage, temperature) ranges.
- (3) C_L includes probe and fixture capacitance.
- (4) Generator waveform for all tests unless otherwise specified: $f = 1$ MHz, $Z_O = 50\Omega$, $t_r \leq 1$ ns, $t_f \leq 1$ ns (10%-90%).
- (5) t_{SKD1} , $|t_{PHLD} - t_{PLHD}|$, is the magnitude difference in differential propagation delay time between the positive going edge and the negative going edge of the same channel.
- (6) t_{SKD3} , Differential Part to Part Skew, is defined as the difference between the minimum and maximum specified differential propagation delays. This specification applies to devices at the same V_{DD} and within $5^\circ C$ of each other within the operating temperature range.
- (7) t_{SKD4} , part to part skew, is the differential channel to channel skew of any event between devices. This specification applies to devices over recommended operating temperature and voltage ranges, and across process distribution. t_{SKD4} is defined as $|Max - Min|$ differential propagation delay.
- (8) f_{MAX} generator input conditions: $t_r = t_f < 1$ ns (0% to 100%), 50% duty cycle, 0V to 3V. Output criteria: duty cycle = 45%/55%, $V_{OD} > 250mV$.

Parameter Measurement Information




Figure 2. Differential Driver DC Test Circuit

Parameter Measurement Information (continued)




Figure 3. Differential Driver Full Load DC Test Circuit




Figure 4. Differential Driver Propagation Delay and Transition Time Test Circuit




Figure 5. Differential Driver Propagation Delay and Transition Time Waveforms

APPLICATION INFORMATION

DEVICE PIN DESCRIPTIONS

Package Pin Number	Pin Name	Description
SOT-23		
5	TTL IN	LVTTTL/LVCMOS driver input pins
4	OUT+	Non-inverting driver output pin
3	OUT-	Inverting driver output pin
2	GND	Ground pin
1	V _{DD}	Power supply pin, +3.3V ± 0.3V

REVISION HISTORY

Changes from Revision C (April 2013) to Revision D

Page

- Changed layout of National Data Sheet to TI format [4](#)

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
DS90LV011AQMFP/NOPB	ACTIVE	SOT-23	DBV	5	1000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N01Q	Samples
DS90LV011AQMFE/NOPB	ACTIVE	SOT-23	DBV	5	250	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N01Q	Samples
DS90LV011AQMFX/NOPB	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	N01Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS90LV011AQMFB/NOPB	SOT-23	DBV	5	1000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DS90LV011AQMFE/NOPB	SOT-23	DBV	5	250	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
DS90LV011AQMFX/NOPB	SOT-23	DBV	5	3000	178.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS90LV011AQMF/NOPB	SOT-23	DBV	5	1000	210.0	185.0	35.0
DS90LV011AQMFE/NOPB	SOT-23	DBV	5	250	210.0	185.0	35.0
DS90LV011AQMFX/NOPB	SOT-23	DBV	5	3000	210.0	185.0	35.0




DBV0005A

PACKAGE OUTLINE

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



4214839/E 09/2019

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214839/E 09/2019

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/E 09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2020, Texas Instruments Incorporated