

Technical documentation



Support & training



TCA9416 ZHCSNG9 - FEBRUARY 2021

# TCA9416 超低电压 I2C 转换器

# 1 特性

- 适用于 I2C 应用中的 SDA 和 SCL 线路的 2 位双向 转换器
- 在无方向引脚的情况下提供双向电压转换
- 高阻抗输出 SCL\_A、SDA\_A、SCL\_B、SDA\_B 引 脚(当 OE = 0V 或 VCC = 0V 时)
- 根据相应的 VCC 电压启用所有 SDA 和 SCL 引脚 上的内部 10k Ω 上拉电阻器
- A和B端口上均为1.08V至3.6V
- VCC 隔离特性:如果任一 VCC 输入接地 (GND),则两个端口都处于高阻抗状态(不包括上拉电阻)
- 无需电源定序: V<sub>CCA</sub> 或 V<sub>CCB</sub> 均可优先斜升
- 低至 2.5µA 的 loff (当 VCCA 或 VCCB = 0V 时)
- OE 输入可直接连接至 V<sub>CCA</sub>,也可通过 GPIO 进行 控制
- 闩锁性能超过 100mA,符合 JESD 78 II 类规范
- ESD 保护性能超过 JESD 22 规范要求
  - 2500V 人体放电模型 (A114-B)
  - 1500V 充电器件模型 (C101)

## 2 应用

- 可穿戴设备
- 个人电子产品
- 服务器

# 3 说明

TCA9416 是一款具有输出使能 (OE) 输入以及上升沿和下降沿加速器的 2 位双向 I2C 和 SMBus 电压电平转换器。该器件在 A 侧和 B 侧均能以 1.08V 至 3.6V 的电压运行。因此,该器件能够在典型的 1.2V、1.8V、2.5V 和 3.3V 电源轨之间,进行任何高低逻辑信号电平切换。

OE 输入引脚的基准为 VCCA,可以直接连接至 VCCA,但也可以承受 3.6V 的电压。用户还可以对 OE 引脚进行控制,将其设置为低电平,使所有 SCL 和 SDA 引脚均处于高阻抗状态,从而显著减少静态电流消耗。


在正常 I2C 和 SMBus 配置下, TCA9416 可以达到 SCL 频率为 100kHz(标准模式)、400kHz(快速模式)或 1MHz(快速模式升级版)的标准速度要求。

TCA9416 在 SCL\_A、SDA\_A、SCL\_B 和 SDA\_B 上 具有内部 10kΩ 上拉电阻器。此外还可以向总线添加 额外的上拉电阻器,从而减小总上拉电阻并加快上升沿 的上升速度。

器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
TCA9416	X2SON (8)	1.35mm × 0.80mm
	SOT-23-T (8)	2.9mm × 1.6mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。



TCA9416 典型应用方框图



# **Table of Contents**

1 特性	1
2 应用	1
3 说明	
4 Revision History	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions	5
6.4 Thermal Information	5
6.5 Electrical Characteristics	6
6.6 Timing Requirements	7
6.7 Switching Characteristics	<mark>8</mark>
6.8 Typical Characteristics	9
7 Parameter Measurement Information	
7.1 Voltage Waveforms	11
8 Detailed Description	

8.1 Overview	12
8.2 Functional Block Diagram	12
8.3 Feature Description.	
8.4 Device Functional Modes	
9 Application Information Disclaimer	15
9.1 Application Information	15
9.2 Typical Application	
10 Power Supply Recommendations	17
11 Layout	18
11.1 Layout Guidelines	18
11.2 Layout Example	18
12 Device and Documentation Support	19
12.1 接收文档更新通知	
12.2 支持资源	
12.3 Trademarks	
12.4 静电放电警告	
12.5 术语表	


# **4 Revision History**


注:以前版本的页码可能与当前版本的页码不同

DATE	REVISION	NOTES		
February 2021	* Initial release			



## **5** Pin Configuration and Functions







Not to scale

图 5-1. 8-PIN DTM, (Top View)

	PIN		TYPE	DESCRIPTION	
NAME	DTM	DDF		DESCRIPTION	
SCL_A	1	1	I/O	Input/output A. Referenced to V <sub>CCA</sub> .	
VCCA	2	3	Power	A-port supply voltage. 1.08 V $\leqslant$ V_{CCA} $\leqslant$ 3.6 V	
SDA_A	3	4	I/O	Input/output A. Referenced to V <sub>CCA</sub> .	
GND	4	6	GND	Ground	
SDA_B	5	5	I/O	Input/output B. Referenced to V <sub>CCB</sub> .	
VCCB	6	7	Power	B-port supply voltage. 1.08 V $\leqslant$ V_{CCB} $\leqslant$ 3.6 V	
SCL_B	7	8	I/O	Input/output B. Referenced to V <sub>CCB</sub> .	
OE	8	2	Input	Output enable (active High). Pull OE low to place all outputs in 3-state mode. Referenced to $V_{\text{CCA}}.$	

## 表 5-1. Pin Functions



# 6 Specifications

## 6.1 Absolute Maximum Ratings

over recommended operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage range		- 0.5	4	V
V <sub>CCB</sub>	Supply voltage range		- 0.5	4	V
VI	Input voltage range <sup>(1)</sup>	A port	- 0.5	4	V
VI		B port	- 0.5	4	
Vo	Voltage range applied to any output	A port	- 0.5 4	V	
V0	in the high-impedance or power-off state <sup>(1)</sup>	B port	- 0.5	4	v
V	Voltage range applied to any output in the high or low state <sup>(1) (2)</sup>	A port	- 0.5	4	V
Vo	Voltage range applied to any output in the high of low state (1) -	B port	- 0.5	4	v
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		- 50	mA
I <sub>ок</sub>	Output clamp current	V <sub>O</sub> < 0		- 50	mA
lo	Continuous output current			±50	mA
	Continuous current through $V_{CCA}$ , $V_{CCB}$ , or GND			±100	mA
T <sub>stg</sub>	Storage temperature		- 65	150	°C

(1) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(2) The value of V<sub>CCA</sub> and V<sub>CCB</sub> are provided in the recommended operating conditions table.

## 6.2 ESD Ratings

V <sub>(ESD)</sub> Electrostatic discharge		Human-body model (HBM), per ANSI/ESDA/JEDEC	A-Ports, B-Ports	±2500	V	
	JS-001 <sup>(1)</sup>	V <sub>CCA</sub> , V <sub>CCB</sub> , OE	±2000	V		
	Charged-device model (CDM), per JEDEC specification JI	ESD22-C101 <sup>(2)</sup>	±1000	V		

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.3 Recommended Operating Conditions

over recommended operating free-air temperature range (unless otherwise noted)

			V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	MAX	UNIT
V <sub>CCA</sub>	Supply voltage	)			1.08	3.6	V
V <sub>CCB</sub>	Supply voltage				1.08	3.6	V
VI	Input voltage	A-port I/Os, B-port I/Os, OE	0 V to 3.6 V	0 V to 3.6 V	0	3.6	V
V <sub>IH</sub>	High-level input voltage	OE input	1.08 V to 3.6 V	1.08 V to 3.6 V	V <sub>CCA</sub> × 0.65	3.6	V
V <sub>IL</sub>	Low-level input voltage	OE input	1.08 V to 3.6 V	1.08 V to 3.6 V	0	V <sub>CCA</sub> × 0.35	V
T <sub>A</sub>	Operating free-air temperature				- 40	125	°C

## 6.4 Thermal Information

		TCA9416	TCA9416	
	THERMAL METRIC <sup>(1)</sup>	DDF	DTM	UNIT
		8 PINS	8 PINS	
R <sub>0 JA</sub>	Junction-to-ambient thermal resistance	177.6	212.5	°C/W
R <sub>0 JC(top)</sub>	Junction-to-case (top) thermal resistance	98.7	105.3	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	97.8	124.1	°C/W
ΨJT	Junction-to-top characterization parameter	12.2	4.5	°C/W
ψ <sub>JB</sub>	Junction-to-board characterization parameter	97.2	23.8	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



## **6.5 Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

P	ARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN	ТҮР	MAX	UNIT	
V <sub>UVLO_RI</sub> se	UVLO Rising Threshold	$V_{\text{UVLO}}$ for $V_{\text{CCA}}$ and $V_{\text{CCB}}$ are independent	0 V to 3.6 V	0 V to 3.6 V	0.65	0.9	1	V	
V <sub>UVLO_FA</sub> ll	UVLO Falling Threshold	$V_{UVLO}$ for $V_{CCA}$ and $V_{CCB}$ are independent	0 V to 3.6 V	0 V to 3.6 V	0.6	0.85	0.95	V	
V <sub>RTA</sub> <sup>(1)</sup>	RTA <sup>(2)</sup> Activation Threshold		1.08 V to 3.6 V	1.08 V to 3.6 V	V <sub>CCI</sub> × 0.30	V <sub>CCI</sub> × 0.45		V	
V <sub>FTA</sub> <sup>(1)</sup>	FTA <sup>(2)</sup> Activation Threshold		1.08 V to 3.6 V	1.08 V to 3.6 V		V <sub>CCI</sub> × 0.60	V <sub>CCI</sub> × 0.70	V	
R <sub>PU</sub>		V <sub>I</sub> = 0.15 V	1.08V to 3.6V	1.08V to 3.6V	7.5	10	12.5	kΩ	
l <sub>l</sub>	OE	$V_I = V_{CCA}$ or GND	1.08 V to 3.6 V	1.08 V to 3.6 V		±0.1	±1	μA	
l <sub>oz</sub>	A or B port	OE less than V <sub>IL</sub>	1.08 V to 3.6 V	1.08 V to 3.6 V		0	±2.5	μA	
	A port	$V_1$ = 3.6 V, $V_0$ = 0 V (T <sub>A</sub> $\leq$ 85 C)	0 V	0 V to 3.6 V		±0.1	±1	μΑ	
L	B port		0 to 3.6 V	0 V		±0.1	±1		
l <sub>off</sub>	A port		0 V	0 V to 3.6 V		±0.1	±2.5		
	B port		0 to 3.6 V	0 V		±0.1	±2.5		
	VCCA	$V_I = V_O = open,$ $I_O = 0,$ OE = 0 V	– 1.08 V to 3.6 V	4.00.1/4= 0.0.1/		4	13		
I <sub>CC_OFF</sub>	VCCB	$V_I = V_O = open,$ $I_O = 0,$ OE = 0 V		1.00 V 10 3.0 V	1.00 V 10 0.0 V	1.08 V to 3.6 V		3	13
	J		1.32 V	1.32 V to 3.6 V		3	6		
		V <sub>I</sub> = V <sub>O</sub> = open,	1.98 V	1.32 V to 3.6 V		4	10		
CCA		$I_{O} = 0,$	3.6 V	1.32 V to 3.6 V		6	14	_	
		OE = VCCA	0 V	1.32 V to 3.6 V		0	0.5		
			1.32 V to 3.6 V	0 V		3	12		
			1.32 V to 3.6 V	1.32 V		1.5	6		
		$V_{I} = V_{O} = open,$	1.32 V to 3.6 V	1.98 V		2	8		
ССВ		I <sub>O</sub> = 0,	1.32 V to 3.6 V	3.6 V		5	12	μ Α	
		OE = VCCA	1.32 V to 3.6 V	0 V		0	0.5		
			0 V	1.32 V to 3.6 V		1	7		
		$V_1 = V_0 = open,$	1.32 V	1.32 V		4	12		
I <sub>CCA</sub> + I <sub>CC</sub>	В	$I_0 = 0,$	1.98 V	1.98 V		6	15	μA	
		OE = VCCA	3.6 V	3.6 V		11	23		

### 6.5 Electrical Characteristics (continued)

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	V <sub>CCA</sub>	V <sub>CCB</sub>	MIN TYI	P MAX	UNIT
		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 2 mA	1.08 V	1.08 V	2	3 50	
		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 2 mA	1.08 V, 1.8 V	1.8 V, 1.08 V	2	3 50	
B		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 3 mA	1.65 V	1.65 V	1	5 25	
R <sub>on</sub>		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 2 mA	1.08 V, 3.0 V	3.0 V, 1.08 V	3	) 55	Ω
		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 3 mA	1.65 V, 3.0 V	3.0 V, 1.65 V	1	5 25	
		V <sub>I</sub> = 0.2 V, I <sub>O</sub> = 6 mA	3.0 V	3.0 V	1	) 15	
CI	OE		3.3 V	3.3 V	2.	5 4	pF
Cio	A or B port		0 V, 1.08 V, 3.6 V	0 V, 1.08 V, 3.6 V		7 10	pF

(1)

 $V_{CCI}$  is the  $V_{CC}$  associated with the input port. RTA is "rise time accelerator" and FTA is "fall time accelerator" (2)

### 6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted). Typical specifications are at T<sub>A</sub> = 25 °C, V<sub>CC</sub> = 3.3 V, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>RTA</sub>	Time from $V_{\mbox{\scriptsize RTA}}$ to RTA disabling	SDA,SCL = Hi-Z EN = V <sub>CC</sub>		80	210	ns




## 6.7 Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN MAX	UNIT		
t <sub>PHL</sub>			V <sub>CCA</sub> = 1.08 V	30			
	A	В	V <sub>CCA</sub> = 1.8 V	20	ns		
			V <sub>CCA</sub> = 2.5 V	25			
			V <sub>CCA</sub> = 3.6 V	23			
t <sub>PLH</sub>			V <sub>CCA</sub> = 1.08 V	25	ns		
	Δ		V <sub>CCA</sub> = 1.8 V	20			
	A	В	V <sub>CCA</sub> = 2.5 V	20			
			V <sub>CCA</sub> = 3.6 V	20			
			V <sub>CCB</sub> = 1.08 V	30			
	5		V <sub>CCB</sub> = 1.8 V	20			
t <sub>PHL</sub>	В	A	V <sub>CCB</sub> = 2.5 V	25	ns		
			V <sub>CCB</sub> = 3.6 V	23			
			V <sub>CCB</sub> = 1.08 V	25	ns		
			V <sub>CCB</sub> = 1.8 V	20			
t <sub>PLH</sub>	В	A	V <sub>CCB</sub> = 2.5 V	20			
			V <sub>CCB</sub> = 3.6 V	20			
t <sub>SK(O)-RISE</sub>	Rising Channel-to-cha (Propagation)	annel skew		5	ns		
t <sub>SK(O)-FALL</sub>	Falling Channel-to-channel (Propagation)	annel skew		5	ns		
t <sub>en</sub>	OE	A or B		350	ns		
t <sub>dis</sub>	OE	A or B		250	ns		
			V <sub>CCA</sub> = 1.08 V	30	ns		
	Durant	A mant	V <sub>CCA</sub> = 1.8 V	25			
t <sub>rA</sub>	B-port	A-port	V <sub>CCA</sub> = 2.5 V	25			
			V <sub>CCA</sub> = 3.6 V	25			
t <sub>rB</sub>			V <sub>CCB</sub> = 1.08 V	30	ns		
	A-port		V <sub>CCB</sub> = 1.8 V	25			
		B-port	V <sub>CCB</sub> = 2.5 V	25			
			V <sub>CCB</sub> = 3.6 V	25			
t <sub>fA</sub>	B-port		V <sub>CCA</sub> = 1.08 V	30	ns		
			V <sub>CCA</sub> = 1.8 V	30			
		A-port	V <sub>CCA</sub> = 2.5 V	35			
			$V_{CCA} = 3.6 V$	40			
			V <sub>CCB</sub> = 1.08 V	30	) ) 5		
			$V_{CCB} = 1.8 V$	30			
t <sub>fB</sub>	A-port	B-port	$V_{\rm CCB} = 2.5 V$	35			
			$V_{CCB} = 3.6 V$	40			




### **6.8 Typical Characteristics**





## 7 Parameter Measurement Information



Copyright © 2017, Texas Instruments Incorporated

### 图 7-1. Load Circuit for Pulse Duration, Propagation Delay, Output Rise-Time and Fall-Time Measurement

- 1.  $R_L = 1.35 \ k\Omega$
- 2. R<sub>T</sub> termination resistance should be equal to Z<sub>OUT</sub> of pulse generators.
- 3.  $C_L$  includes probe and jig capacitance.  $C_L$  = 50 pF when on the B-side.
- 4. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- 5.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 6.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 7.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 8.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.



### 7.1 Voltage Waveforms





图 7-2. Propagation Delay Times



- 1.  $C_L$  includes probe and jig capacitance.
- Waveform 1 in 1 7-3 is for an output with internal such that the output is high, except when OE is high (see 17-1). Waveform 2 in 17-3 is for an output with conditions such that the output is low, except when OE is high.
- 3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>0</sub> = 50  $\Omega$ , dv/dt  $\geq$  1 V/ns.
- 4. The outputs are measured one at a time, with one transition per measurement.
- 5.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- 6.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- 7.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- 8.  $V_{CCI}$  is the  $V_{CC}$  associated with the input port.
- 9.  $V_{CCO}$  is the  $V_{CC}$  associated with the output port.

#### 图 7-3. Enable and Disable Times




# 8 Detailed Description

## 8.1 Overview

The TCA9416 device is a directionless voltage-level translator specifically designed for translating logic voltage levels. The A and B ports are able to accept I/O voltages ranging from 1.08 V to 3.6 V. The device is a pass-gate architecture with edge-rate accelerators (one-shots) to improve the overall data rate.  $10-k \Omega$  pull up resistors, commonly used in open-drain applications, have been conveniently integrated so that an external resistor is not needed. When TCA9416 is disabled the one shots are also disabled, but the internal pull ups are still enabled. Pull up resistors are gated on the supply voltage. When supply is above UVLO, the pull up resistor for that specific side (A vs B) is enabled.

## 8.2 Functional Block Diagram



## 8.3 Feature Description

### 8.3.1 Architecture

The TCA9416 architecture (see 🛽 8-1) is an auto-direction-sensing based translator that does not require a direction-control signal to control the direction of data flow from A to B or from B to A.






图 8-1. Architecture of a TCA9416 Cell

These two bidirectional channels support both directions of data flow without a direction-control signal. By properly biasing the gate of the pass-FET, the FET can turn on (low  $R_{DSON}$ ), when either side input voltage drops to ~ 1 voltage threshold below the lowest of the two supplies.

The TCA9416 is part of the TI "Switch" type voltage translator family and employs key circuits to enable this voltage translation:

- 1. An N-channel pass-gate transistor topology that ties the A-port to the B-port.
- 2. Output rise time accelerator circuitry to detect and accelerate rising edges on the A or B ports
- 3. Output fall time accelerator circuitry to detect and accelerate falling edges on the A or B ports

For bidirectional voltage translation, pull up resistors are included on the device for dc current sourcing capability. The  $V_{GATE}$  gate bias of the N-channel pass transistor is set to the lower supply voltage and can be represented with MIN( $V_{CCA}$ ,  $V_{CCB}$ ).

The rise and fall time accelerator (RTA and FTA, respectively) circuitry speeds up the output slew rate by monitoring the input edge for transitions, helping maintain the data rate through the device. During a low-to-high signal rising edge, the rise time accelerator (RTA) circuit turns on to increase the current drive capability of the driver. This edge-rate acceleration provides high ac drive by bypassing the internal 10-k $\Omega$  pull up resistors during the low-to-high transition to speed up the signal. The output resistance of the driver is decreased to approximately 150  $\Omega$  during this acceleration phase. During a high-to-low signal falling edge, the fall time accelerator (FTA) turns on to increase the current drive capability of the driver, similar to the rise time accelerator. This helps reduce the fall time for large capacitive loads. For light capacitive loads, the fall time accelerator will not enable.

Both the rise and fall time accelerators have logic to control the rate at which they turn on and off, in order to reduce ringing and over/undershoots.

### 8.3.2 Enable and Disable

The TCA9416 has an OE input that is used to disable the device by setting OE low, which prevents any signals from propagating across the device. This pin is referenced to the  $V_{CCA}$  supply. The rise and fall time accelerators are also disabled. Note that the internal pull up resistors will still be enabled if the supply is above  $V_{UVLO}$ . The disable time ( $t_{dis}$ ) indicates the delay between the time when OE goes low and when the outputs are disabled (Hi-Z). The enable time ( $t_{en}$ ) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.



#### 8.3.3 Pull up resistors on I/O Lines

Each A-port I/O has an internal 10-k  $\Omega$  pull up resistor to V<sub>CCA</sub>, and each B-port I/O has an internal 10-k  $\Omega$  pull up resistor to V<sub>CCB</sub>. If a smaller value of pull up resistor is required, an external resistor must be added from the I/O to V<sub>CCA</sub> or V<sub>CCB</sub> (in parallel with the internal 10-k  $\Omega$  resistors). However, adding lower value pull up resistors effects V<sub>OL</sub> levels. It is recommended not to go below 1.5-k  $\Omega$ . The internal pull ups of the TCA9416 are controlled by their respective supplies. The resistors have back-baising protection, so that if a supply is off, the current cannot flow through the resistors back into the supply. If a supply is above V<sub>UVLO\_RISE</sub>, the pull up resistor for its side is enabled.

#### 8.4 Device Functional Modes

The TCA9416 device has two functional modes, enabled and disabled. To disable the device set the OE input low, which disables the rise time and fall time accelerators, and prevents signals from propagating across the channels. The internal pull up resistors are not affected by the OE input. Setting the OE input high enables the device.



## **9** Application Information Disclaimer


#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 9.1 Application Information

The TCA9416 can be used to bridge the digital-switching compatibility gap between two voltage nodes to successfully interface logic threshold levels found in electronic systems. It should be used in a point-to-point topology for interfacing devices or systems operating at different interface voltages with one another. The primary target application use is for interfacing with open-drain drivers on the data I/Os such as I<sup>2</sup>C or SMBus, where the data is bidirectional and no control signal is available.

#### 9.2 Typical Application



OE is referenced to  $V_{CCA}$ 



#### 9.2.1 Design Requirements

For this design example, use the parameters listed in  $\frac{1}{2}$  9-1.

表 9-1. Design	Parameters
---------------	------------

DESIGN PARAMETER	EXAMPLE VALUE				
Input voltage range	1.08 to 3.6 V				
Output voltage range	1.08 to 3.6 V				

#### 9.2.2 Detailed Design Procedure

To begin the design process, determine the following:

- Input voltage range
  - Use the supply voltage of the device that is driving the TCA9416 device to determine the input voltage range. For a valid logic high, the value must exceed the V<sub>IH</sub> of the input port. For a valid logic low, the value must be less than the V<sub>IL</sub> of the input port.
- Output voltage range
  - Use the supply voltage of the device that the TCA9416 device is driving to determine the output voltage range
  - The TCA9416 device has 10-k Ω internal pull up resistors. External pull up resistors can be added to reduce the total RC of a signal trace if necessary.



### 9.2.2.1 Startup Considerations with Large Capacitive Load Mismatches

Due to the FET based architecture of this translator, there are some considerations a system designer must be aware of during powering up with large differences in capacitance between the sides. If one supply with smaller capacitance is already powered up, and the other is ramping (with OE pin high), the side with the heavier load can ramp slower than the power supply ramp, due to only having an internal 10k pull up resistor. In this situation, once the rising POR threshold is met, the device enables all circuitry. If the heavy capacitance side has not yet risen above about 70% of supply, the device determins this as low, and briefly turns on the fall time accelerators to propagate a low. Once the fall time accelerator has timed out, the signals rise and sit idle high.

This phenomenom can be eliminated by holding the OE pin low (disabled) until all supplies and busses have ramped up, since this explicitly disables the bus acceleration circuitry until the bus has completed power up. Slower supply ramps also help reduce this since the bus voltage follows the supply closer if the ramp is slow.

#### 9.2.3 Application Curve




图 9-2. Level-Translation of a 1-MHz Signal



## **10 Power Supply Recommendations**

The TCA9416 has no supply restrictions outside of the 1.08 V to 3.6 V range.  $V_{CCA}$  can be higher than or lower than  $V_{CCB}$ . The internal circuitry will select the appropriate supply automatically to correctly support translation.  $V_{CCA}$  can also be the same as  $V_{CCB}$ , and the device can be used as a buffer.

The sequencing of each power supply does not damage the device during the power up operation, so either power supply can be ramped up first. The output-enable (OE) input circuit is designed so that when the (OE) input is low, the outputs are disabled. No signals may propagate, and the rise time and fall time accelerators are disabled, but the internal pull up resistors will remain unaffected. To ensure that signals do not pass through during power up or power down, the OE input pin must be tied to GND through a pull down resistor and should not be enabled until  $V_{CCA}$  and  $V_{CCB}$  are fully ramped and stable. If OE is tied to  $V_{CCA}$ , this is OK, but might result in a glitch on the bus during power up depending on the capacitive load and ramp rates. The minimum value of the pull down resistor to ground is determined by the current-sourcing capability of the driver.




# 11 Layout

## **11.1 Layout Guidelines**

To ensure reliability of the device, the following common printed-circuit board layout guidelines are recommended:

- 1. Bypass capacitors should be used on power supplies and should be placed as close as possible to the  $V_{CCA}$ ,  $V_{CCB}$  pin, and  $G_{ND}$  pin.
- 2. Short trace lengths should be used to avoid excessive loading.
- 3. Keep SCL and SDA lengths close to prevent skewing the signals.
- 4. PCB signal trace-lengths must be kept short enough so that the round-trip delay of any reflection is less than the one-shot duration, approximately 30 ns, ensuring that any reflection encounters low impedance at the source driver.

## 11.2 Layout Example



## 图 11-1. TCA9416 Layout Example (DDF)



### 12 Device and Documentation Support

### 12.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新*进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.2 支持资源

TI E2E<sup>™</sup> 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. 所有商标均为其各自所有者的财产。

所有间称均为共合日所有有的财产

## 12.4 静电放电警告



静电放电 (ESD) 会损坏这个集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理和安装程序,可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级,大至整个器件故障。精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

#### 12.5 术语表

TI术语表 本术语表列出并解释了术语、首字母缩略词和定义。

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
PTCA9416DDFR	ACTIVE	SOT-23-THIN	DDF	8	3000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples
PTCA9416DTMR	ACTIVE	X2SON	DTM	8	5000	Non-RoHS & Non-Green	Call TI	Call TI	-40 to 125		Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

# PACKAGE OPTION ADDENDUM

20-May-2021


# **DDF0008A**



# **PACKAGE OUTLINE**

# SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.




# **DDF0008A**

# **EXAMPLE BOARD LAYOUT**

# SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



4. Publication IPC-7351 may have alternate designs.

5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




# **DDF0008A**

# **EXAMPLE STENCIL DESIGN**

# SOT-23 - 1.1 mm max height

PLASTIC SMALL OUTLINE



NOTES: (continued)

- 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 7. Board assembly site may have different recommendations for stencil design.




# **DTM0008A**



# **PACKAGE OUTLINE**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
This drawing is subject to change without notice.

3. The package thermal pad(s) must be soldered to the printed circuit board for thermal and mechanical performance.




# DTM0008A

# **EXAMPLE BOARD LAYOUT**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).




# DTM0008A

# **EXAMPLE STENCIL DESIGN**

# X2SON - 0.4 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没 有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验 证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可 将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知 识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https:www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款 的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司